Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

74ACQ374SC Datasheet(Fiches technique) 2 Page - Fairchild Semiconductor

Numéro de pièce 74ACQ374SC
Description  Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs
Télécharger  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74ACQ374SC Datasheet(HTML) 2 Page - Fairchild Semiconductor

  74ACQ374SC Datenblatt HTML 1Page - Fairchild Semiconductor 74ACQ374SC Datasheet HTML 2Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 3Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 4Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 5Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 6Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 7Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 8Page - Fairchild Semiconductor 74ACQ374SC Datenblatt HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
www.fairchildsemi.com
2
Logic Symbols
IEEE/IEC
Functional Description
The ACQ/ACTQ374 consists of eight edge-triggered flip-
flops with individual D-type inputs and 3-STATE true out-
puts. The buffered clock and buffered Output Enable are
common to all flip-flops. The eight flip-flops will store the
state of their individual D-type inputs that meet the setup
and hold time requirements on the LOW-to-HIGH Clock
(CP) transition. With the Output Enable (OE) LOW, the
contents of the eight flip-flops are available at the outputs.
When the OE is HIGH, the outputs go to the high imped-
ance state. Operation of the OE input does not affect the
state of the flip-flops.
Truth Table
H
= HIGH Voltage Level
L
= LOW Voltage Level
X
= Immaterial
Z
= High Impedance
 = LOW-to-HIGH Transition
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Inputs
Outputs
Dn
CP
OE
On
H

LH
L

LL
XX
H
Z


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn