Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

74AC373 Fiches technique(PDF) 2 Page - Fairchild Semiconductor

No de pièce 74AC373
Description  Octal Transparent Latch with 3-STATE Outputs
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74AC373 Fiches technique(HTML) 2 Page - Fairchild Semiconductor

  74AC373 Datasheet HTML 1Page - Fairchild Semiconductor 74AC373 Datasheet HTML 2Page - Fairchild Semiconductor 74AC373 Datasheet HTML 3Page - Fairchild Semiconductor 74AC373 Datasheet HTML 4Page - Fairchild Semiconductor 74AC373 Datasheet HTML 5Page - Fairchild Semiconductor 74AC373 Datasheet HTML 6Page - Fairchild Semiconductor 74AC373 Datasheet HTML 7Page - Fairchild Semiconductor 74AC373 Datasheet HTML 8Page - Fairchild Semiconductor 74AC373 Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
www.fairchildsemi.com
2
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Descriptions
Truth Table
H
HIGH Voltage Level
L
LOW Voltage Level
Z
High Impedance
X
Immaterial
O0 Previous O0 before HIGH-to-LOW transition of Latch Enable
Functional Description
The AC/ACT373 contains eight D-type latches with 3-
STATE standard outputs. When the Latch Enable (LE)
input is HIGH, data on the Dn inputs enters the latches. In
this condition the latches are transparent, i.e., a latch out-
put will change state each time its D-type input changes.
When LE is LOW, the latches store the information that
was present on the D-type inputs a setup time preceding
the HIGH-to-LOW transition of LE. The 3-STATE standard
outputs are controlled by the Output Enable (OE) input.
When OE is LOW, the standard outputs are in the 2-state
mode. When OE is HIGH, the standard outputs are in the
high impedance mode but this does not interfere with
entering new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Pin Names
Description
D0–D7
Data Inputs
LE
Latch Enable Input
OE
Output Enable Input
O0–O7
3-STATE Latch Outputs
Inputs
Outputs
LE
OE
Dn
On
XH
X
Z
HL
L
L
HL
H
H
LL
X
O0


Html Pages

1  2  3  4  5  6  7  8  9  10 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn