Moteur de recherche de fiches techniques de composants électroniques |
|
ADF4118BRU Fiches technique(PDF) 1 Page - Analog Devices |
|
ADF4118BRU Fiches technique(HTML) 1 Page - Analog Devices |
1 / 20 page REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a ADF4116/ADF4117/ADF4118 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000 RF PLL Frequency Synthesizers FEATURES ADF4116: 550 MHz ADF4117: 1.2 GHz ADF4118: 3.0 GHz 2.7 V to 5.5 V Power Supply Separate VP Allows Extended Tuning Voltage in 3 V Systems Selected Charge Pump Currents Dual Modulus Prescaler ADF4116: 8/9 ADF4117/ADF4118: 32/33 3-Wire Serial Interface Digital Lock Detect Power-Down Mode Fast Lock Mode APPLICATIONS Base Stations for Wireless Radio (GSM, PCS, DCS, CDMA, WCDMA) Wireless Handsets (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANS Communications Test Equipment CATV Equipment GENERAL DESCRIPTION The ADF4116 family of frequency synthesizers can be used to implement local oscillators in the up-conversion and down- conversion sections of wireless receivers and transmitters. They consist of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable A and B counters and a dual-modulus prescaler (P/P+1). The A (5-bit) and B (13-bit) counters, in conjunction with the dual modulus prescaler (P/P+1), implement an N divider (N = BP+A). In addition, the 14-bit reference counter (R Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be imple- mented if the synthesizer is used with an external loop filter and VCO (Voltage Controlled Oscillator). Control of all the on-chip registers is via a simple 3-wire interface. The devices operate with a power supply ranging from 2.7 V to 5.5 V and can be powered down when not in use. FUNCTIONAL BLOCK DIAGRAM REFERENCE FLO SWITCH N = BP + A FUNCTION LATCH PRESCALER P/P +1 13-BIT B COUNTER 5-BIT A COUNTER 14-BIT R COUNTER 21-BIT INPUT REGISTER R COUNTER LATCH A, B COUNTER LATCH PHASE FREQUENCY DETECTOR CHARGE PUMP M3 M2 M1 HIGH Z MUX MUXOUT CP FLO AVDD SDOUT 18 13 14 19 SDOUT FROM FUNCTION LATCH 5 DGND AGND CE RFINB RFINA LE DATA CLK REFIN CPGND VP DVDD AVDD LOCK DETECT ADF4116/ADF4117/ADF4118 LOAD LOAD |
Numéro de pièce similaire - ADF4118BRU |
|
Description similaire - ADF4118BRU |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |