Moteur de recherche de fiches techniques de composants électroniques |
|
AD8347-EVAL Fiches technique(PDF) 5 Page - Analog Devices |
|
AD8347-EVAL Fiches technique(HTML) 5 Page - Analog Devices |
5 / 20 page REV. 0 –5– AD8347 PIN FUNCTION DESCRIPTIONS Pin Equiv. No. Mnemonic Cir. Description 1, 28 LOIN, LOIP A LO Input. For optimum performance, these inputs should be driven differentially. Typical input drive level is equal to –8 dBm. To improve the match to a 50 Ω source, connect a 200 Ω shunt resistor between LOIP and LOIN. A single-ended drive is also possible but this will slightly increase LO leakage. 2 VPS1 Positive Supply for LO Section. This pin should be decoupled with 0.1 µF and 100 pF capacitors. 3, 4 IOPN, IOPP B I Channel Differential Baseband Output. Typical output swing is equal to 760 mV p-p differential in AGC mode. The common mode level on these pins is programmed by the voltage on VCMO. 5 VCMO C Baseband Amplifier Common-Mode Voltage. The voltage applied to this pin sets the output common-mode level of the baseband amplifiers. This pin can either be connected to VREF (Pin 14) or to a reference voltage from another device (typically an ADC). 6 IAIN D I Channel Baseband Amplifier Input. This pin, which has a high input impedance, should be biased to VREF (approximately 1 V). If IAIN is connected directly to IMXO, biasing will be provided by IMXO. If an ac-coupled filter is placed between IMXO and IAIN, this pin can be biased from VREF through a 1 k Ω resistor. The gain from IAIN to the differential outputs IOPN/IOPP is 30 dB. 7, 23 COM3 Ground for Biasing and Baseband Sections 8, 22 IMXO, QMXO B I & Q Channel Baseband Mixer/VGA Outputs. These are low impedance outputs whose bias levels are equal to VREF. IMXO and QMXO are typically connected to IAIN and QAIN respectively, either directly or through filters. These outputs have a maximum current limit of about 1.5 mA. This allows for a 600 mV p-p swing into a 200 Ω load. This corresponds to an input level of –40 dBm @ max gain of 39.5 dB. At lower output levels, IMXO and QMXO, can drive a lower load resistance, subject to the same current limit. 9 COM2 RF Section Ground 10, 11 RFIN, RFIP E RF Input. RFIN must be ac-coupled to ground. The RF input signal should be ac-coupled into RFIP. For a broadband 50 Ω input impedance, connect a 200 Ω resistor from the signal side of RFIP’s coupling capacitor to ground. Please note that RFIN and RFIP are not interchangeable differential inputs. RFIN is the ground reference for the input system. 12 VPS2 Positive Supply for RF Section. This pin should be decoupled with 0.1 µF and 100 pF capacitors. 13, 16 IOFS, QOFS F I Channel and Q Channel Offset Nulling Inputs. To null the dc-offset on the I Channel and Q Channel Mixer Outputs (IMXO, QMXO), connect a 0.1 µF capacitor from these pins to ground. Alternately, a forced voltage of approximately 1 V on these pins will disable the offset compensation circuit. 14 VREF G Reference Voltage Output. This output voltage (1 V) is the main bias level for the device and can be used to externally bias the inputs and outputs of the baseband amplifiers. 15 ENBL H Chip Enable Input. Active high. 17 VGIN C Gain Control Input. The voltage on this pin controls the gain on the RF and baseband VGAs. The gain control is applied in parallel to all VGAs. The gain control voltage range is from 0.2 V to 1.2 V and corresponds to a gain range from +39.5 dB to –30 dB. This is the gain to the output of the baseband VGAs (i.e., QMXO and IMXO). There is an additional 30 dB of gain in the baseband amplifiers. Note that the gain control function has a negative sense (i.e., increasing control voltage decreases gain). In AGC mode, this pin is connected directly to VAGC. 18, 20 VDT2, VDT1 D Detector Inputs. These pin are the inputs to the on-board detector. VDT2 and VDT1, which have high input impedances, are normally connected to IMXO and QMXO respectively. 19 VAGC I AGC Output. This pin provides the output voltage from the on-board detector. In AGC mode, this pin is connected directly to VGIN. 21 VPS3 Positive Supply for Biasing and Baseband Sections. This pin should be decoupled with 0.1 µF and 100 pF capacitors. 24 QAIN D Q Channel Baseband Amplifier Input. This pin, which has a high input impedance, should be biased to VREF (approximately 1 V). If QAIN is connected directly to QMXO, biasing will be provided by QMXO. If an ac-coupled filter is placed between QMXO and QAIN, this pin can be biased from VREF through a 1 k Ω resistor. The gain from QAIN to the differential outputs QOPN/QOPP is 30 dB. 25, 26 QOPP, QOPN B Q Channel Differential Baseband Output. Typical output swing is equal to 1 V p-p differential. The common-mode level on these pins is programmed by the voltage on VCMO. 27 COM1 LO Section Ground |
Numéro de pièce similaire - AD8347-EVAL |
|
Description similaire - AD8347-EVAL |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |