AD7853LARS datasheet(5/34 Pages) AD

No de pièce	AD7853LARS

Description	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs

Download	34 Pages

Scroll/Zoom	100%

Fabricant	AD [Analog Devices]

Site Internet	http://www.analog.com

Logo

5 / 34 page

REV. B

–5–

AD7853/AD7853L

TYPICAL TIMING DIAGRAMS

Figures 2 and 3 show typical read and write timing diagrams.

Figure 2 shows the reading and writing after conversion in In-

terface Modes 2 and 3. To attain the maximum sample rate of

100 kHz (AD7853L) or 200 kHz (AD7853) in Interface Modes

2 and 3, reading and writing must be performed during conver-

sion. Figure 3 shows the timing diagram for Interface Modes 4

and 5 with sample rate of 100 kHz (AD7853L) or 200 kHz

(AD7853). At least 400 ns acquisition time must be allowed

(the time from the falling edge of BUSY to the next rising edge

of

CONVST) before the next conversion begins to ensure that

the part is settled to the 12-bit level. If the user does not want to

provide the

CONVST signal, the conversion can be initiated in

software by writing to the control register.

TO OUTPUT

+2.1V

IOH

1.6mA

200 A

IOL

CL

100pF

Figure 1. Load Circuit for Digital Output Timing

Specifications

POLARITY PIN LOGIC HIGH

SYNC (I/P)

SCLK (I/P)

t

3

BUSY (O/P)

CONVST (I/P)

t

2

t

1

t

5

t

11

t

6

t

9

t

10

15

6

16

t

12

t

6

DOUT (O/P)

DB0

DB11

t

8

DB15

DB0

THREE-

STATE

DB11

THREE-

STATE

DB15

t

CONVERT

t

7

t

CONVERT = 4.6 s MAX, 10 s FOR L VERSION

t

1 = 100 ns MIN, t5 = 50/90 ns MAX 5V/3V, t7 = 40/60 ns MIN 5V/3V

Figure 2. AD7853/AD7853L Timing Diagram (Typical Read and Write Operation for Interface Modes 2, 3)

POLARITY PIN LOGIC HIGH

SYNC (O/P)

DOUT (O/P)

SCLK (O/P)

DB0

DB11

t

4

t

8

DIN (I/P)

DB15

DB0

THREE-

STATE

BUSY (O/P)

CONVST (I/P)

DB11

t

2

t

1

t

7

t

11

t

6

t

9

t

10

THREE-

STATE

15

6

16

t

12

t

5

DB15

t

CONVERT

t

CONVERT = 4.6 s MAX, 10 s FOR L VERSION

t

1 = 100 ns MIN, t5 = 50/90 ns MAX 5V/3V, t7 = 40/60 ns MIN 5V/3V

Figure 3. AD7853/AD7853L Timing Diagram (Typical Read and Write Operation for Interface Modes 4, 5)

Numéro de pièce similaire - AD7853LARS

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	AD7853L	353Kb / 34P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B

More results

Description similaire - AD7853LARS

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	AD7854ARZ	264Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7854	264Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7853	353Kb / 34P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7853L	353Kb / 34P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7854L	264Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7854	264Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs REV. B
	AD7859	535Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs REV. A
	AD7859ASZ	405Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs REV. A
	AD7859	405Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs REV. A
	AD7859APZ	405Kb / 28P	3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs REV. A

More results

AD7853LARS Fiches technique(PDF) 5 Page - Analog Devices

AD7853LARS Fiches technique(HTML) 5 Page - Analog Devices

Numéro de pièce similaire - AD7853LARS

Description similaire - AD7853LARS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Fiches technique Télécharger

Lien URL