Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7703AN Fiches technique(PDF) 7 Page - Analog Devices

No de pièce AD7703AN
Description  LC2MOS 20-Bit A/D Converter
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7703AN Fiches technique(HTML) 7 Page - Analog Devices

Back Button AD7703AN Datasheet HTML 3Page - Analog Devices AD7703AN Datasheet HTML 4Page - Analog Devices AD7703AN Datasheet HTML 5Page - Analog Devices AD7703AN Datasheet HTML 6Page - Analog Devices AD7703AN Datasheet HTML 7Page - Analog Devices AD7703AN Datasheet HTML 8Page - Analog Devices AD7703AN Datasheet HTML 9Page - Analog Devices AD7703AN Datasheet HTML 10Page - Analog Devices AD7703AN Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
AD7703
REV. D
–7–
THEORY OF OPERATION
The general block diagram of a sigma-delta ADC is shown in
Figure 8. It contains the following elements:
1. A sample-hold amplifier
2. A differential amplifier or subtracter
3. An analog low-pass filter
4. A 1-bit A/D converter (comparator)
5. A 1-bit DAC
6. A digital low-pass filter
ANALOG
LOW-PASS
FILTER
COMPARATOR
DIGITAL
FILTER
DIGITAL DATA
S/H AMP
DAC
Figure 8. General Sigma-Delta ADC
In operation, the sampled analog signal is fed to the subtracter,
along with the output of the 1-bit DAC. The filtered difference
signal is fed to the comparator, whose output samples the
difference signal at a frequency many times that of the analog
signal frequency (oversampling).
Oversampling is fundamental to the operation of sigma-delta
ADCs. Using the quantization noise formula for an ADC:
SNR
=(6.02 × number of bits +1.76)dB,
a 1-bit ADC or comparator yields an SNR of 7.78 dB.
The AD7703 samples the input signal at 16 kHz, which spreads
the quantization noise from 0 kHz to 8 kHz. Since the specified
analog input bandwidth of the AD7703 is only 0 Hz to 10 Hz,
the noise energy in this bandwidth would be only 1/800 of the
total quantization noise, assuming that the noise energy was
spread evenly throughout the spectrum. It is reduced still
further by analog filtering in the modulator loop, which shapes
the quantization noise spectrum to move most of the noise
energy to frequencies above 10 Hz. The SNR performance in
the 0 Hz to 10 Hz range is conditioned to the 20-bit level in this
fashion.
The output of the comparator provides the digital input for the
1-bit DAC, so the system functions as a negative feedback loop
which minimizes the difference signal. The digital data that
represents the analog input voltage is in the duty cycle of the
pulse train appearing at the output of the comparator. It can be
retrieved as a parallel binary data word using a digital filter.
Sigma-delta ADCs are generally described by the order of the
analog low-pass filter. A simple example of a first order sigma-
delta ADC is shown in Figure 8. This contains only a first-order
low-pass filter or integrator.
The AD7703 uses a second-order sigma-delta modulator and a
digital filter that provides a rolling average of the sampled
output. After power-up or if there is a step change in the input
voltage, there is a settling time before valid data is obtained.
GENERAL DESCRIPTION
The AD7703 is a 20-bit A/D converter with on-chip digital
filtering, intended for the measurement of wide dynamic range,
low frequency signals such as those representing chemical,
physical or biological processes. It contains a charge-balancing
(sigma-delta) ADC, calibration microcontroller with on-chip
static RAM, a clock oscillator and a serial communications port.
The analog input signal to the AD7703 is continuously sampled
at a rate determined by the frequency of the master clock,
CLKIN. A charge-balancing A/D converter (sigma-delta modu-
lator) converts the sampled signal into a digital pulse train
whose duty cycle contains the digital information. A six-pole
Gaussian digital low-pass filter processes the output of the
sigma-delta modulator and updates the 20-bit output register at
a 4 kHz rate. The output data can be read from the serial port
randomly or periodically at any rate up to 4 kHz.
AD7703
MODE
SDATA
SC1
DGND
CLKOUT
CLKIN
AGND
SCLK
SC2
CAL
CS
BP/UP
DVSS
DVDD
SLEEP
RANGE
SELECT
CALIBRATE
ANALOG
INPUT
ANALOG
GROUND
–5V
ANALOG
SUPPLY
0.1
µF
SERIAL
DATA
SERIAL
CLOCK
READ
(TRANSMIT)
DATA
READY
+5V
ANALOG
SUPPLY
2.5V
0.1
µF
0.1
µF
DRDY
0.1
µF
10
µF
AVDD
VREF
AIN
AVSS
VOLTAGE
REFERENCE
10
µF
Figure 7. Typical System Connection Diagram
The AD7703 can perform self-calibration using the on-chip
calibration microcontroller and SRAM to store calibration
parameters. A calibration cycle may be initiated at any time
using the CAL control input.
Other system components may also be included in the
calibration loop to remove offset and gain errors in the input
channel.
For battery operation, the AD7703 also offers a standby mode
that reduces idle power consumption to typically 10
µW.


Numéro de pièce similaire - AD7703AN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7703AN AD-AD7703AN Datasheet
453Kb / 17P
   20-Bit A/D Converter
More results

Description similaire - AD7703AN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7701 AD-AD7701 Datasheet
312Kb / 16P
   LC2MOS 16-Bit A/D Converter
REV. D
AD7701 AD-AD7701_17 Datasheet
319Kb / 21P
   LC2MOS 16-Bit A/D Converter
AD7226BRSZ AD-AD7226BRSZ Datasheet
423Kb / 16P
   LC2MOS Quad 8-Bit D/A Converter
REV. D
AD7226 AD-AD7226_17 Datasheet
493Kb / 17P
   LC2MOS Quad 8-Bit D/A Converter
AD7226 AD-AD7226 Datasheet
247Kb / 12P
   LC2MOS Quad 8-Bit D/A Converter
REV. A
AD7703 AD-AD7703_17 Datasheet
453Kb / 17P
   20-Bit A/D Converter
AD7703 AD-AD7703_15 Datasheet
458Kb / 16P
   20-Bit A/D Converter
Rev. E
AD7111 AD-AD7111 Datasheet
175Kb / 8P
   LC2MOS LOGDAC Logarithmic D/A Converter
REV. 0
AD7111ACRZ AD-AD7111ACRZ Datasheet
178Kb / 8P
   LC2MOS LOGDAC Logarithmic D/A Converter
REV. 0
AD7112 AD-AD7112 Datasheet
230Kb / 12P
   LC2MOS LOGDAC Dual Logarithmic D/A Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com