Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD664JN-UNI Fiches technique(PDF) 11 Page - Analog Devices

No de pièce AD664JN-UNI
Description  Monolithic 12-Bit Quad DAC
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD664JN-UNI Fiches technique(HTML) 11 Page - Analog Devices

Back Button AD664JN-UNI Datasheet HTML 7Page - Analog Devices AD664JN-UNI Datasheet HTML 8Page - Analog Devices AD664JN-UNI Datasheet HTML 9Page - Analog Devices AD664JN-UNI Datasheet HTML 10Page - Analog Devices AD664JN-UNI Datasheet HTML 11Page - Analog Devices AD664JN-UNI Datasheet HTML 12Page - Analog Devices AD664JN-UNI Datasheet HTML 13Page - Analog Devices AD664JN-UNI Datasheet HTML 14Page - Analog Devices AD664JN-UNI Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
AD664
REV. C
–11–
OUTPUT DATA
Two types of outputs may be obtained from the internal data
registers of the AD664 chip, mode select and DAC input code
data. Readback data may be in the same forms in which it can
be entered; 4-, 8-, and 12-bit wide words (12 bits only for
28-pin versions).
DAC Data Readback
DAC input code readback data is obtained by setting the address
of the DAC (DS0, DS1) and Quads (QS0, QS1, QS2) on the
address pins and bringing the RD and CS pins low. The timing
diagram for a DAC code readback operation appears in Figure 20.
Figure 20a. DAC Input Code Readback
25
°CT
MIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tAS
00
tRS
00
tDV
150
180
tDF
60
75
tAH
00
tRH
00
Figure 20b. DAC Input Code Readback Timing
Mode Data Readback
Mode data is read back in a similar fashion. By setting MS, QS0,
QS1
, RD and CS low while setting TR and RST high, the mode
select word is presented to the I/O port pins. Figure 21 shows the
timing diagram for a readback of the mode select data register.
Figure 21a. Mode Data Readback
25 CTMIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tAS
00
tMS
00
tDV
150
180
tDF
60
75
tAH
00
tMH
00
Figure 21b. DAC Mode Readback Timing
Fully transparent operation can be thought of as a simultaneous
load of data from Figure 9a where replacing LS with TR causes
all 4 DACs to be loaded at once.
The Fully transparent mode is achieved by asserting lows on
QS0
, QS1, QS2, TR and CS while keeping LS high in addition
to MS and RB. Figure 18a illustrates the necessary timing rela-
tionships. Fully transparent operation will also work with TR
tied low (enabled).
DATA INPUT/
OUTPUT BITS
tTS
t
DS
t
QH
tDH
t
QS
DATA VALID
TW
t
t
CH
1
LS
QS
TR
CS
Figure 18a. Fully Transparent Mode
25 CTMIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tAS
00
tQS
00
tTS*0
0
tTW
80
90
tCH
90
110
tDH
00
tQH
00
*FOR tTS > 0, THE WIDTH OF TR MUST BE
INCREASED BY THE SAME AMOUNT THAT
tTS IS GREATER THAN 0 ns.
Figure 18b. Fully Transparent Mode Timing
Partially transparent operation can be thought of as preloading
the first rank in Figure 10a without requiring the additional CS
pulse from Figure 11.
The partially transparent mode is achieved by setting CS, QS0,
QS1
, QS2, LS, and TR low while keeping RD and MS high.
The address of the transparent DAC is asserted on DS0 and
DS1. Figure 19a illustrates the necessary timing relationships.
Partially transparent operation will also work with TR tied low
(enabled).
DATA INPUT/
OUTPUT BITS
ADDRESS
QS0, QS1, QS2
DS0, DS1, LS
tTS
t
AS
t
DH
DATA VALID
W
t
tTH
TR
CS
ADDRESS VALID
tAH
t
DS
Figure 19a. Partially Transparent
25
°CT
MIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tDS
00
tAS
00
tTS
00
tW
90
110
tDH
15
15
tAH
15
15
tTH
15
15
Figure 19b. Partially Transparent Mode Timing


Numéro de pièce similaire - AD664JN-UNI

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD664JN-UNI AD-AD664JN-UNI Datasheet
671Kb / 23P
   Monolithic 12-Bit Quad DAC
REV. D
AD664JN-UNI AD-AD664JN-UNI Datasheet
725Kb / 24P
   Monolithic 12-Bit Quad DAC
More results

Description similaire - AD664JN-UNI

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD664 AD-AD664_15 Datasheet
671Kb / 23P
   Monolithic 12-Bit Quad DAC
REV. D
AD664JPZ AD-AD664JPZ Datasheet
671Kb / 23P
   Monolithic 12-Bit Quad DAC
REV. D
AD664 AD-AD664_17 Datasheet
725Kb / 24P
   Monolithic 12-Bit Quad DAC
AD7541A AD-AD7541A_15 Datasheet
230Kb / 8P
   12-Bit Monolithic Multiplying DAC
REV. B
AD7541AJNZ AD-AD7541AJNZ Datasheet
180Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541A AD-AD7541A Datasheet
227Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541A AD-AD7541A_17 Datasheet
299Kb / 14P
   CMOS, 12-Bit, Monolithic Multiplying DAC
5962-89481022A AD-5962-89481022A Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541AKRZ AD-AD7541AKRZ Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541AKNZ AD-AD7541AKNZ Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com