Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD5011B Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD5011B
Description  2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5011B Fiches technique(HTML) 6 Page - Analog Devices

  AD5011B Datasheet HTML 1Page - Analog Devices AD5011B Datasheet HTML 2Page - Analog Devices AD5011B Datasheet HTML 3Page - Analog Devices AD5011B Datasheet HTML 4Page - Analog Devices AD5011B Datasheet HTML 5Page - Analog Devices AD5011B Datasheet HTML 6Page - Analog Devices AD5011B Datasheet HTML 7Page - Analog Devices AD5011B Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
AD5011
–6–
REV PrA
PRELIMINARY TECHNICAL DATA
PIN DESCRIPTION
Mnemonic
Function
POWER SUPPLY
VDRIVE
Digital output drive level.
AGND
Analog power supply.
AGND
Analog Ground.
DVDD
Positive power supply for the digital section.
DGND
Digital Ground.
TRANSMIT CHANNEL
TxDATA
Transmit data input.
TxSYNC
Transmit data frame synchronization, logic input.
TxCLK
Transmit serial clock, logic input.
TxDECOUP
Transmit DAC reference decoupling pin.
The reference which supplies the DAC needs some
external decoupling.
DRV-OUTP
Differential line driver positive output.
DRV-OUTN
Differential line driver negative output.
EXTERNAL INTERFACE
SPICLK
Serial interface clock, logic input.
T F S
Serial Interface frame synchronisation, logic input.
D T
Serial interface data input.
D R
Serial interface data output.
RESETB
Master Reset.
This is an active low logic input.
PWRDWNB
Master powerdown.
When PWRDWNB is taken low, the complete AD5011 device is placed in a
sleep mode.
FCLK
Filter tuning clock.
The clock for the filter tuning circuit in both the transmit and receive paths is
supplied to FCLK.
A 16.384 MHz should be connected to this pin to obtain the specified
frequencies.
TEST
Test Mode.
When TEST is tied to DVDD, the AD5011 is placed in a test mode.
For normal
operation, this pin should be tied to DGND.
RECEIVE CHANNEL
HYBIN-2B
Hybrid non-inverting input.
HYBIN-2A
Hybrid inverting input.
HYBIN-1B
Hybrid inverting input.
HYBIN-1A
Hybrid non-inverting input.
FILTOUTP
Positive differential output of the antialiasing filter.
FILTOUTN
Negative differential output of the antialiasing filter.
ADCINP
Positive differential input to the ADC.
ADCINN
Negative differential input to the ADC.
CAP-T
Receive ADC reference decoupling pin.
The reference which supplies the ADC needs some external
decoupling.
CAP-B
Receive ADC reference decoupling pin.
The reference which supplies the ADC needs some external
decoupling.
VREF
Voltage Reference.
The external reference is applied to this pin.
REF-COM
Reference common.
COM-LVL
Common mode level.
ADCCLK
ADC Sample clock, logic input.
This clock also operates as the frame synchronization.
SCLK
ADC serial interface clock, logic input.
S D O
ADC serial data out.


Numéro de pièce similaire - AD5011B

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD501 AD-AD501 Datasheet
491Kb / 1P
   FET INPUT GENERAL PURPOSE OP AMPS
logo
Emerson Network Power
AD5012N2L EMERSON-NETWORKPOWER-AD5012N2L Datasheet
173Kb / 2P
   Universal AC input
AD5012N2LM EMERSON-NETWORKPOWER-AD5012N2LM Datasheet
236Kb / 2P
   Universal AC input
logo
Astec America, Inc
AD5012N2LM ASTEC-AD5012N2LM Datasheet
472Kb / 2P
   AD50 Medical Series
AD5012N2LM-0001 ASTEC-AD5012N2LM-0001 Datasheet
472Kb / 2P
   AD50 Medical Series
More results

Description similaire - AD5011B

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD6472 AD-AD6472 Datasheet
114Kb / 8P
   2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
REV. 0
logo
Burr-Brown (TI)
AFE1205 BURR-BROWN-AFE1205 Datasheet
196Kb / 10P
   2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1203 BURR-BROWN-AFE1203 Datasheet
193Kb / 10P
   2Mbps, Single Pair HDSL ANALOG FRONT END
logo
Texas Instruments
AFE1203E TI-AFE1203E Datasheet
880Kb / 15P
[Old version datasheet]   2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1203 TI1-AFE1203_14 Datasheet
897Kb / 16P
[Old version datasheet]   2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1224 TI1-AFE1224 Datasheet
152Kb / 13P
[Old version datasheet]   2Mbps, Single Pair ANALOG FRONT END
logo
Burr-Brown (TI)
AFE1224 BURR-BROWN-AFE1224 Datasheet
137Kb / 11P
   2Mbps, Single Pair ANALOG FRONT END
AFE1144 BURR-BROWN-AFE1144 Datasheet
114Kb / 11P
   HDSL/MDSL ANALOG FRONT END
AFE1103 BURR-BROWN-AFE1103 Datasheet
204Kb / 10P
   HDSL/MDSL ANALOG FRONT END
AFE1105 BURR-BROWN-AFE1105 Datasheet
206Kb / 10P
   HDSL/MDSL ANALOG FRONT END
More results


Html Pages

1 2 3 4 5 6 7 8


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com