Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD14160 Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD14160
Description  Quad-SHARC DSP Multiprocessor Family
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD14160 Fiches technique(HTML) 6 Page - Analog Devices

Back Button AD14160 Datasheet HTML 2Page - Analog Devices AD14160 Datasheet HTML 3Page - Analog Devices AD14160 Datasheet HTML 4Page - Analog Devices AD14160 Datasheet HTML 5Page - Analog Devices AD14160 Datasheet HTML 6Page - Analog Devices AD14160 Datasheet HTML 7Page - Analog Devices AD14160 Datasheet HTML 8Page - Analog Devices AD14160 Datasheet HTML 9Page - Analog Devices AD14160 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 52 page
background image
AD14160/AD14160L
–6–
REV. A
Link port 4, the boot link port, is brought off independently
from each SHARC. Individual booting is then allowed, or
chained link port booting is possible as described under “Link
Port Booting.”
Link port data is packed into 32-bit or 48-bit words, and can be
directly read by the SHARC core processor or DMA-transferred
to on-SHARC memory.
Each link port has its own double-buffered input and output
registers. Clock/acknowledge handshaking controls link port
transfers. Transfers are programmable as either transmit or
receive.
Serial Ports
The SHARC serial ports provide an inexpensive interface to a
wide variety of digital and mixed-signal peripheral devices. Each
SHARC has two serial ports. All eight of the AD14160/AD14160L
serial ports are brought off-module.
The serial ports can operate at the full clock rate of the module,
providing each with a maximum data rate of 40 Mbit/s. Inde-
pendent transmit and receive functions provide more flexible
communications. Serial port data can be automatically trans-
ferred to and from on-SHARC memory via DMA, and each of
the serial ports offers time division multiplexed (TDM) multi-
channel mode.
The serial ports can operate with little-endian or big-endian
transmission formats, with word lengths selectable from 3 bits to
32 bits. They offer selectable synchronization and transmit
modes as well as optional
µ-law or A-law companding. Serial
port clocks and frame syncs can be internally or externally
generated.
Program Booting
The AD14160/AD14160L supports automatic downloading of
programs following power-up or a software reset. The SHARC
offers four options for program booting: 1) from an 8-bit
EPROM; 2) from a host processor; 3) through the link ports;
and 4) no-boot. In no-boot mode, the SHARC starts executing
instructions from address 0x0040 0004 in external memory.
The boot mode is selected by the state of the following signals:
BMS, EBOOT, and LBOOT.
On the AD14160/AD14160L, SHARC_A’s boot mode is sepa-
rately controlled, while SHARCs B, C, and D are controlled as
a group. With this flexibility, the AD14160/AD14160L can be
configured to boot in any of the following methods.
Multiprocessor Host Booting
To boot multiple ADSP-21060 processors from a host, each
ADSP-21060 must have its EBOOT, LBOOT and BMS pins
configured for host booting: EBOOT = 0, LBOOT = 0, and
BMS = 1. After system power-up, each ADSP-21060 will be in
the idle state and the
BRx bus request lines will be deasserted.
The host must assert the
HBR input and boot each ADSP-21060
by asserting its CS pin and downloading instructions.
Multiprocessor EPROM Booting
There are two methods of booting the multiprocessor system
from an EPROM.
SHARC_A Is Booted, Which Then Boots the Others. The
EBOOT pin on the SHARC_A must be set high for EPROM
booting. All other ADSP-21060s should be configured for host
booting (EBOOT = 0, LBOOT = 0, and BMS = 1), which
leaves them in the idle state at start-up and allows SHARC_A
to become bus master and boot itself. Only the BMS pin of
SHARC_A is connected to the chip select of the EPROM.
When SHARC_A has finished booting, it can boot the re-
maining ADSP-21060s by writing to their external port DMA
buffer 0 (EPB0) via multiprocessor memory space.
All ADSP-21060s Boot in Turn From a Single EPROM.
The BMS signals from each ADSP-21060 may be wire-ORed
together to drive the chip select pin of the EPROM. Each
ADSP-21060 can boot in turn, according to its priority. When
the last one has finished booting, it must inform the others (which
may be in the idle state) that program execution can begin.
Multiprocessor Link Port Booting
Booting can also be accomplished from a single source through
the link ports. Link Buffer 4 must always be used for booting.
To simultaneously boot all of the ADSP-21060s, a parallel
common connection is available through Link Port 4 on each of
the processors. Or, using the daisy chain connection that exists
between the processors’ link ports, each ADSP-21060 can boot
the next one in turn. In this case, the Link Assignment Register
(LAR) must be programmed to configure the internal link ports
with Link Buffer 4.
Multiprocessor Booting From External Memory
If external memory contains a program after reset, then
SHARC_A should be set up for no boot mode; it will begin ex-
ecuting from address 0x0040 0004 in external memory. When
booting has completed, the other ADSP-21060s may be booted
by SHARC_A if they are set up for host booting, or they can
begin executing out of external memory if they are set up for no
boot mode. Multiprocessor bus arbitration will allow this booting
to occur in an orderly manner.
Host Processor Interface
The AD14160/AD14160L’s host interface allows for easy con-
nection to standard microprocessor buses, both 16-bit and 32-
bit, with little additional hardware required. Asynchronous
transfers at speeds up to the full clock rate of the module are
supported. The host interface is accessed through the AD14160/
AD14160L external port and is memory-mapped into the uni-
fied address space. Four channels of DMA are available for the
host interface; code and data transfers are accomplished with
low software overhead.
The host processor requests the AD14160/AD14160L’s external
bus with the host bus request (
HBR), host bus grant (HBG),
and ready (REDY) signals. The host can directly read and write
the internal memory of the SHARCs, and can access the DMA
channel setup and mailbox registers. Vector interrupt support is
provided for efficient execution of host commands.
Direct Memory Access (DMA) Controller
The SHARCs on-chip DMA control logic allows zero-over-
head data transfers without processor intervention. The DMA
controller operates independently and invisibly to each SHARCs
processor core, allowing DMA operations to occur while the core
is simultaneously executing its program instructions.
DMA transfers can occur between SHARC internal memory
and either external memory, external peripherals, or a host
processor. DMA transfers can also occur between the SHARC’s
internal memory and its serial ports or link ports. DMA trans-
fers between external memory and external peripheral devices are
another option. External bus packing to 16-, 32- or 48-bit words
is performed during DMA transfers.


Numéro de pièce similaire - AD14160

FabricantNo de pièceFiches techniqueDescription
logo
List of Unclassifed Man...
AD140 ETC1-AD140 Datasheet
329Kb / 4P
   GERMANIUM POWER TRANSISTORS
logo
Analog Devices
AD1403 AD-AD1403 Datasheet
80Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403 AD-AD1403 Datasheet
84Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403A AD-AD1403A Datasheet
80Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
AD1403A AD-AD1403A Datasheet
84Kb / 4P
   Low Cost, Precision 2.5 V IC References
REV. A
More results

Description similaire - AD14160

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD14060 AD-AD14060 Datasheet
744Kb / 44P
   Quad-SHARC DSP Multiprocessor Family
REV. A
AD14060L AD-AD14060L_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
AD14060 AD-AD14060_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
ADSP-21060LCW-133 AD-ADSP-21060LCW-133 Datasheet
479Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
ADSP-21060C AD-ADSP-21060C Datasheet
478Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
ADSP-21061 AD-ADSP-21061_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP-21061LKSZ-160 AD-ADSP-21061LKSZ-160 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
REV. D
ADSP-21061L AD-ADSP-21061L_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP21062 AD-ADSP21062 Datasheet
338Kb / 48P
   DSP Microcomputer Family
REV. B
ADSP-2106X AD-ADSP-2106X Datasheet
366Kb / 47P
   DSP Microcomputer Family
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com