CDCLVC1310 datasheet(9/28 Pages) TI1

No de pièce	CDCLVC1310

Description	Ten-Output Low-Jitter Low-Power Clock Buffer

Download	28 Pages

Scroll/Zoom	100%

Fabricant	TI1 [Texas Instruments]

Site Internet	http://www.ti.com

Logo

9 / 28 page

CDCLVC1310

www.ti.com

SCAS917B

– JULY 2011 – REVISED FEBRUARY 2012

PHASE NOISE WITH XTAL

(1) SELECTED

VDD = VDDO = 2.5 V/3.3V, fXTAL = 25 MHz, TA = 25°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

IB = 12 kHz to 5 MHz, VDD = VDDO

80

= 3.3 V

Jrms

RMS phase jitter

ps rms

IB = 12 kHz to 5 MHz, VDD = VDDO

115

= 2.5 V

foffset = 100 Hz, VDD = VDDO = 3.3

–92

V

foffset = 1 kHz, VDD = VDDO = 3.3 V

–137

foffset = 10 kHz, VDD = VDDO = 3.3

–163

V

foffset = 100 kHz, VDD = VDDO = 3.3

–168

V

foffset = 1 MHz, VDD = VDDO = 3.3

–168

V

foffset = 5 MHz, VDD = VDDO = 3.3

–169

V

PN

Phase noise (see Figure 15)

dBc/Hz

foffset = 100 Hz, VDD = VDDO = 2.5

–91

V

foffset = 1 kHz, VDD = VDDO = 2.5 V

–136

foffset = 10 kHz, VDD = VDDO = 2.5

–159

V

foffset = 100 kHz, VDD = VDDO = 2.5

–164

V

foffset = 1 MHz, VDD = VDDO = 2.5

–165

V

foffset = 5 MHz, VDD = VDDO = 2.5

–165

V

(1)

Crystal specification: CL = 18 pF; ESR = 35 Ω (max); C0 = 7 pF; drive level = 100 µW (max)

DEVICE CURRENT CONSUMPTION

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

OVERALL PARAMETERS FOR ALL VERSIONS

OE = 0 V or VDD;

Ref. input (PRI/SEC) = 0 V or VDD;

14

IO = 0 mA; VDD/VDDO = 3.3 V

IDD

Static device current(1)

mA

OE = 0 V or VDD;

Ref. input (PRI/SEC) = 0 V or VDD;

8

IO = 0 mA; VDD/VDDO = 2.5 V

IDD,XTAL

Device current with XTAL input(1)

20

mA

VDDO = 3.465 V; f = 100 MHz

8.8

VDDO = 2.625 V; f = 100 MHz

7.7

Power dissipation capacitance per

CPD

pF

output(2)

VDDO = 2 V; f = 100 MHz

7.3

VDDO = 1.65 V; f = 100 MHz

6.9

(1)

IDD and IDD,XTAL is the current through VDD; outputs on or in the high-impedance state; no load.

(2)

This is the formula for the power dissipation calculation (see Power Consideration section)

IDD,Total = IDD + IDD,Cload + IDD,dyn [mA]

IDD,dyn = CPD × VDDO × f × n [mA]

IDD,Cload = Cload × VDDO × f × n [mA]

n = Number of switching output pins

Copyright

Submit Documentation Feedback

9

Product Folder Link(s): CDCLVC1310

Numéro de pièce similaire - CDCLVC1310

Fabricant	No de pièce	Fiches technique	Description
Texas Instruments	CDCLVC1310RHBR	1Mb / 30P	[Old version datasheet] Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
Texas Instruments	CDCLVC1310	1Mb / 30P	[Old version datasheet] Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator

More results

Description similaire - CDCLVC1310

Fabricant	No de pièce	Fiches technique	Description
Texas Instruments	CDCLVC1310	1Mb / 30P	[Old version datasheet] Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
Microsemi Corporation	ZL40241	745Kb / 23P	Ten LVCMOS Output Low Additive Jitter Fanout Buffer October 2018
Microsemi Corporation	ZL40240	1Mb / 34P	Ten LVCMOS Output Low Additive Jitter Fanout Buffer February 2017
Texas Instruments	CDCE18005	1Mb / 58P	[Old version datasheet] Five/Ten Output Clock Generator/Buffer
Silicon Laboratories	SI53365	1Mb / 14P	1:8 LOW JITTER CMOS CLOCK BUFFER
	SI53321	1Mb / 28P	1:10 LOW JITTER LVPECL CLOCK BUFFER
	SI53322	1Mb / 22P	1:2 LOW JITTER LVPECL CLOCK BUFFER
	SI53320	1Mb / 25P	1:5 LOW JITTER LVPECL CLOCK BUFFER
Texas Instruments	CDCE72010	1Mb / 73P	[Old version datasheet] Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
Integrated Device Techn...	IDT8T53S111I	501Kb / 18P	Ten low skew, low additive jitter LVPECL outputs

More results

CDCLVC1310 Fiches technique(PDF) 9 Page - Texas Instruments

CDCLVC1310 Fiches technique(HTML) 9 Page - Texas Instruments

Numéro de pièce similaire - CDCLVC1310

Description similaire - CDCLVC1310

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Fiches technique Télécharger

Lien URL