Moteur de recherche de fiches techniques de composants électroniques |
|
TPA2054D4YZKR Fiches technique(PDF) 5 Page - Texas Instruments |
|
|
TPA2054D4YZKR Fiches technique(HTML) 5 Page - Texas Instruments |
5 / 30 page DISSIPATION RATINGS RECOMMENDED OPERATING CONDITIONS ELECTRICAL CHARACTERISTICS TIMING CHARACTERISTICS TPA2054D4 www.ti.com ..................................................................................................................................................................................................... SLOS607 – APRIL 2009 PACKAGE TA < 25°C DERATING FACTOR TA = 70°C TA = 85°C YZK (WCSP) 1.12 W 9 mW/°C 720 mW 585 mW over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT Class-D supply voltage, PVDD 2.5 5.5 V Charge pump supply voltage, VDDHP 2.5 5.5 V I2C supply voltage, DVDD 1.7 3.3 V VIH High-level input voltage SDA, SCL, RESET, DVDD = 1.8 V 1.3 V SDA, SCL, RESET, DVDD = 3.3 V 3.0 VIL Low-level input voltage SDA, SCL, RESET, DVDD = 1.8 V 0.3 V SDA, SCL, RESET, DVDD = 3.3 V TA Operation free-air temperature –40 85 °C TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DC Power supply rejection ratio VDD = 2.5 V to 5.5 V, Single-ended mode 48 75 dB (Class-D amplifiers) DC Power supply rejection ratio VDD = 2.5 V to 5.5 V, Single-ended mode 60 80 dB (headphone amplifiers) High-level input current (SDA, SCL, 1 µA RESET) Low-level input current (SDA, SCL, 1 µA RESET) Supply current VDD = 5.5 V, Class-D and Headphone amplifiers active, no load 15.8 20 mA VDD = 4.2 V, Class-D active, Headphone deactivated, no load 7.5 10.5 mA VDD = 4.2 V, Headphone active, Class-D deactivated, no load 10 13.5 mA VDD = 2.5 V to 5.5 V, SWS=1 or RESET ≤ 0.3 V (shutdown mode) 0.15 2 µA For I 2C Interface Signals Over Recommended Operating Conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fSCLN Frequency, SCL No wait states 400 kHz tW(H) Pulse duration, SCL high 0.6 µs tW(L) Pulse duration, SCL low 1.3 µs tsu1 Setup time, SDA to SCL 100 ns th1 Hold time, SCL to SDA 10 ns t(buf) Bus free time between stop and start condition 1.3 µs tsu2 Setup time, SCL to start condition 0.6 µs th2 Hold time, start condition to SCL 0.6 µs tsu3 Setup time, SCL to stop condition 0.6 µs Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Link(s): TPA2054D4 |
Numéro de pièce similaire - TPA2054D4YZKR |
|
Description similaire - TPA2054D4YZKR |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |