Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SM320VC33-EP Fiches technique(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
No de pièce SM320VC33-EP
Description  DIGITAL SIGNAL PROCESSOR
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

SM320VC33-EP Fiches technique(HTML) 9 Page - Texas Instruments

Back Button SM320VC33-EP Datasheet HTML 5Page - Texas Instruments SM320VC33-EP Datasheet HTML 6Page - Texas Instruments SM320VC33-EP Datasheet HTML 7Page - Texas Instruments SM320VC33-EP Datasheet HTML 8Page - Texas Instruments SM320VC33-EP Datasheet HTML 9Page - Texas Instruments SM320VC33-EP Datasheet HTML 10Page - Texas Instruments SM320VC33-EP Datasheet HTML 11Page - Texas Instruments SM320VC33-EP Datasheet HTML 12Page - Texas Instruments SM320VC33-EP Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 62 page
background image
SM320VC33-EP
DIGITAL SIGNAL PROCESSOR
SGUS037C -- AUGUST 2002 -- REVISED JANUARY 2003
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
Terminal Functions
TERMINAL
TYPE
DESCRIPTION
CONDITIONS
WHEN
NAME
QTY
TYPE
DESCRIPTION
WHEN
SIGNAL IS Z TYPE
PRIMARY-BUS INTERFACE
D31 D0
32
I/O/Z
32-bit data port
S
H
R
D31--D0
32
I/O/Z
Data port bus keepers. (See Figure 8)
S
A23--A0
24
O/Z
24-bit address port
S
H
R
R/W
1
O/Z
Read/write. R/W is high when a read is performed and low when a write is performed
over the parallel interface.
S
H
R
STRB
1
O/Z
Strobe. For all external-accesses
S
H
PAGE0 --
PAGE3
1
O/Z
Page strobes. Four decoded page strobes for external access
S
H
R
RDY
1
I
Ready. RDY indicates that the external device is prepared for a transaction
completion.
HOLD
1
I
Hold. When HOLD is a logic low, any ongoing transaction is completed. A23--A0,
D31--D0, STRB, and R/W are placed in the high-impedance state and all
transactions over the primary-bus interface are held until HOLD becomes a logic high
or until the NOHOLD bit of the primary-bus-control register is set.
HOLDA
1
O/Z
Hold acknowledge. HOLDA is generated in response to a logic-low on HOLD.
HOLDA indicates that A23--A0, D31--D0, STRB, and R/W are in the high-impedance
state and that all transactions over the bus are held. HOLDA is high in response to
a logic-high of HOLD or the NOHOLD bit of the primary-bus-control register is set.
S
CONTROL SIGNALS
RESET
1
I
Reset. When RESET is a logic low, the device is in the reset condition. When RESET
becomes a logic high, execution begins from the location specified by the reset vec-
tor.
EDGEMODE
1
I
Edge mode. Enables interrupt edge mode detection.
INT3--INT0
4
I
External interrupts
IACK
1
O/Z
Internal acknowledge. IACK is generated by the IACK instruction. IACK can be used
to indicate when a section of code is being executed.
S
MCBL/MP
1
I
Microcomputer Bootloader/microprocessor mode-select
SHZ
1
I
Shutdown high impedance. When active, SHZ places all pins in the high-impedance
state. SHZ can be used for board-level testing or to ensure that no dual-drive
conditions occur. CAUTION: A low on SHZ corrupts the device memory and register
contents. Reset the device with SHZ high to restore it to a known operating condition.
XF1, XF0
2
I/O/Z
External flags. XF1 and XF0 are used as general-purpose I/Os or to support
interlocked processor instruction.
S
R
SERIAL PORT 0 SIGNALS
CLKR0
1
I/O/Z
Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.
S
R
CLKX0
1
I/O/Z
Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0
transmitter.
S
R
DR0
1
I/O/Z
Data-receive. Serial port 0 receives serial data on DR0.
S
R
DX0
1
I/O/Z
Data-transmit output. Serial port 0 transmits serial data on DX0.
S
R
FSR0
1
I/O/Z
Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive
process using DR0.
S
R
FSX0
1
I/O/Z
Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit
process using DX0.
S
R
I = input, O = output, Z = high-impedance state
S=SHZ active, H = HOLD active, R = RESET active
§ Recommended decoupling. Four 0.1 μFfor CVDD and eight 0.1 μFfor DVDD.


Numéro de pièce similaire - SM320VC33-EP

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SM320VC33 TI-SM320VC33 Datasheet
614Kb / 54P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320VC33GNLM150 TI-SM320VC33GNLM150 Datasheet
614Kb / 54P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320VC33GNMM150 TI-SM320VC33GNMM150 Datasheet
614Kb / 54P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320VC33GNMM150 TI1-SM320VC33GNMM150 Datasheet
751Kb / 53P
[Old version datasheet]   Digital Signal Processor
SM320VC33HFGM150 TI-SM320VC33HFGM150 Datasheet
614Kb / 54P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results

Description similaire - SM320VC33-EP

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SMJ320C30 TI-SMJ320C30 Datasheet
726Kb / 47P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C32 TI-TMS320C32 Datasheet
645Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320VC33 TI-TMS320VC33 Datasheet
654Kb / 57P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C30 TI1-TMS320C30_16 Datasheet
753Kb / 53P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320C26B TI1-SM320C26B Datasheet
448Kb / 42P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
logo
Samsung semiconductor
S5L9286F02 SAMSUNG-S5L9286F02 Datasheet
598Kb / 35P
   DIGITAL SIGNAL PROCESSOR
logo
Texas Instruments
TMS320P25 TI-TMS320P25 Datasheet
763Kb / 48P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_06 Datasheet
832Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_07 Datasheet
826Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320F2812-HT TI-SM320F2812-HT Datasheet
1Mb / 155P
[Old version datasheet]   Digital Signal Processor
SM320C32-EP TI1-SM320C32-EP Datasheet
621Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com