Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


74ACT11590N Datasheet(Fiches technique) 5 Page - Texas Instruments

Numéro de pièce 74ACT11590N
Description  8-BIT BINART COUNTER WITH REGISTERED 3-STATE OUTPUTS
Télécharger  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo 

 
 5 page
background image
74ACT11590
8BIT BINARY COUNTER
WITH REGISTERED 3STATE OUTPUTS
SCAS195 − D3989, MARCH 1992 − REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
2−5
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
IOH = − 50 A
4.5 V
4.4
4.4
IOH = − 50 µA
5.5 V
5.4
5.4
VOH
IOH = − 24 mA
4.5 V
3.94
3.8
V
VOH
IOH = − 24 mA
5.5 V
4.94
4.8
V
IOH = − 75 mA†
5.5 V
3.85
IOL = 50 A
4.5 V
0.1
0.1
IOL = 50 µA
5.5 V
0.1
0.1
VOL
IOL = 24 mA
4.5 V
0.36
0.44
V
VOL
IOL = 24 mA
5.5 V
0.36
0.44
V
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
µA
IOZ
VO = VCC or GND
5.5 V
±0.5
±5
µA
ICC
VI = VCC or GND,
IO = 0
5.5 V
8
80
µA
∆ICC‡
One input at 3.4 V,
Other inputs at VCC or GND
5.5 V
0.9
1
mA
Ci
VI = VCC or GND
5 V
3
pF
Co
VO = VCC or GND
5 V
11
pF
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency, CCK or RCK
0
80
0
80
MHz
tw
Pulse duration
CCK or RCK high or low
6.3
6.3
ns
tw
Pulse duration
CCLR low
8.4
8.4
ns
CCKEN low before CCK
5.1
5.1
tsu
Setup time
CCLR high before CCK
1.6
1.6
ns
tsu
Setup time
CCK
↑ before RCK↑§
5.5
5.5
ns
th
Hold time
CCKEN low after CCK
0.6
0.6
ns
§ This setup time ensures that the register will see stable data from the counter outputs. The clocks may be tied together, in which case the register
will be one clock pulse behind the counter.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download




Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl