Moteur de recherche de fiches techniques de composants électroniques |
|
AD9253BCPZRL7-105 Fiches technique(PDF) 4 Page - Analog Devices |
|
AD9253BCPZRL7-105 Fiches technique(HTML) 4 Page - Analog Devices |
4 / 40 page AD9253 Data Sheet Rev. 0 | Page 4 of 40 AC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted. Table 2. AD9253-80 AD9253-105 AD9253-125 Parameter1 Temp Min Typ Max Min Typ Max Min Typ Max Unit SIGNAL-TO-NOISE RATIO (SNR) fIN = 9.7 MHz 25°C 75.4 75.1 75.3 dBFS fIN = 30.5 MHz 25°C 74.9 75.0 75.2 dBFS fIN = 70 MHz Full 72.2 74.7 72.2 74.4 73 74.2 dBFS fIN = 140 MHz 25°C 72.3 73.1 72.2 dBFS fIN = 200 MHz 25°C 70.7 71.2 70.7 dBFS SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD) fIN = 9.7 MHz 25°C 75.3 75.0 75.2 dBFS fIN = 30.5 MHz 25°C 74.8 74.9 75.1 dBFS fIN = 70 MHz Full 70.8 74.6 69.8 74.2 71.6 74.1 dBFS fIN = 140 MHz 25°C 72.1 72.8 71.9 dBFS fIN = 200 MHz 25°C 70.5 70.8 70.4 dBFS EFFECTIVE NUMBER OF BITS (ENOB) fIN = 9.7 MHz 25°C 12.2 12.1 12.2 Bits fIN = 30.5 MHz 25°C 12.1 12.1 12.1 Bits fIN = 70 MHz Full 11.9 12.0 12.0 Bits fIN = 140 MHz 25°C 11.6 11.8 11.6 Bits fIN = 200 MHz 25°C 11.5 11.5 11.4 Bits SPURIOUS-FREE DYNAMIC RANGE (SFDR) fIN = 9.7 MHz 25°C 98 98 98 dBc fIN = 30.5 MHz 25°C 93 92 92 dBc fIN = 70 MHz Full 77 94 75 89 77 90 dBc fIN = 140 MHz 25°C 85 85 85 dBc fIN = 200 MHz 25°C 84 82 83 dBc WORST HARMONIC (SECOND OR THIRD) fIN = 9.7 MHz 25°C −98 −98 −98 dBc fIN = 30.5 MHz 25°C −93 −92 −92 dBc fIN = 70 MHz Full −94 −77 −89 −75 −90 −77 dBc fIN = 140 MHz 25°C −85 −85 −85 dBc fIN = 200 MHz 25°C −84 −82 −83 dBc WORST OTHER HARMONIC (EXCLUDING SECOND OR THIRD) fIN = 9.7 MHz 25°C −100 −99 −101 dBFS fIN = 30.5 MHz 25°C −99 −99 −100 dBFS fIN = 70 MHz Full −98 −77 −95 −77 −95 −84 dBFS fIN = 140 MHz 25°C −98 −98 −96 dBFS fIN = 200 MHz 25°C −95 −92 −92 dBFS TWO-TONE INTERMODULATION DISTORTION (IMD)—AIN1 AND AIN2 = −7.0 dBFS fIN1 = 70.5 MHz, fIN2 = 72.5 MHz 25°C 90 88 86 dBc CROSSTALK2 Full −95 −95 −95 dB CROSSTALK (OVERRANGE CONDITION)3 25°C −89 −89 −89 dB POWER SUPPLY REJECTION RATIO (PSRR)1, 4 AVDD 25°C 48 48 48 dB DRVDD 25°C 75 75 75 dB ANALOG INPUT BANDWIDTH, FULL POWER 25°C 650 650 650 MHz 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. 2 Crosstalk is measured at 70 MHz with −1.0 dBFS analog input on one channel and no input on the adjacent channel. 3 Overrange condition is specified with 3 dB of the full-scale input range. 4 PSRR is measured by injecting a sinusoidal signal at 10 MHz to the power supply pin and measuring the output spur on the FFT. PSRR is calculated as the ratio of the amplitudes of the spur voltage over the pin voltage, expressed in decibels. |
Numéro de pièce similaire - AD9253BCPZRL7-105 |
|
Description similaire - AD9253BCPZRL7-105 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |