Moteur de recherche de fiches techniques de composants électroniques |
|
LV8104V Fiches technique(PDF) 11 Page - Sanyo Semicon Device |
|
LV8104V Fiches technique(HTML) 11 Page - Sanyo Semicon Device |
11 / 19 page LV8104V Continued from preceding page. Pin No. Pin name Pin function Equivalent circuit 7 CSD Pin to set the operating time of the constraint protection. Connect a capacitor between this pin and GND. This pin combines also functions as the logic circuit block initial reset pin. 7 VREG Reset circuit 8 INTOUT Integrating amplifier output pin. VREG 8 9 INTIN Integrating amplifier inverting input pin. 10 INTREF Integrating amplifier non-inverting input pin. 1/2 VREG potential. Connect a capacitor between this pin and GND. VREG 9 INTOUT 10 11 DOUT Speed discriminator output pin. Acceleration → high, deceleration → low. VREG 11 12 POUT Speed control PLL output pin. Outputs the phase comparison result for CLK and FG. VREG 12 Continued on next page. No.A1677-11/19 |
Numéro de pièce similaire - LV8104V |
|
Description similaire - LV8104V |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |