Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

CD-700 Fiches technique(PDF) 10 Page - Vectron International, Inc

No de pièce CD-700
Description  Complete VCXO Based Phase Lock Loop
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  VECTRON [Vectron International, Inc]
Site Internet  http://www.vectron.com
Logo VECTRON - Vectron International, Inc

CD-700 Fiches technique(HTML) 10 Page - Vectron International, Inc

Back Button CD-700_09 Datasheet HTML 4Page - Vectron International, Inc CD-700_09 Datasheet HTML 5Page - Vectron International, Inc CD-700_09 Datasheet HTML 6Page - Vectron International, Inc CD-700_09 Datasheet HTML 7Page - Vectron International, Inc CD-700_09 Datasheet HTML 8Page - Vectron International, Inc CD-700_09 Datasheet HTML 9Page - Vectron International, Inc CD-700_09 Datasheet HTML 10Page - Vectron International, Inc CD-700_09 Datasheet HTML 11Page - Vectron International, Inc CD-700_09 Datasheet HTML 12Page - Vectron International, Inc  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page 10 of 12
Table 7. Pin Functions
Pin
Symbol
Function
1
OPOUT
Op-Amp Output
2
OPN
Op-Amp Negative Input
3
PHO
Phase detector Output
4
LOSIN
INPUT (Used with LOS)
Logic 0, VCXO control voltage is enabled.
Logic 1, VCXO control voltage (pin 16) is disabled and OUT1 and OUT2 are within +/-75 ppm of center
frequency
Has Internal pull-down resistor
5
DATAIN
Phase detector Input signal (TTL switching thresholds)
6
CLKIN
Phase detector Clock signal (TTL switching thresholds)
7
GND
Cover and Electrical Ground
8
LOS
OUTPUT (Used with LOSIN)
Logic 1 if there are no transitions detected at DATAIN after 256 clock cycles at CLKIN. As soon as a transi-
tion occurs at DATAIN, LOS is set to a logic low.
Logic 0 = Input frequency detected
9
RCLK
Recovered Clock
10
RDATA
Recovered Data
11
OUT2
Divided-down VCXO Output, or Disabled
12
HIZ
INPUT
Logic 0, OUT1, OUT2, RCLK, RDATA are set to a high impedance state.
Logic 1, OUT1, OUT2, RCLK, RDATA are active.
Has Internal pull-up resistor
13
OUT1
VCXO Output
14
V
DD
Power Supply Voltage (3.3 V ±10% or 5.0 V ±10%)
15
OPP
Op-Amp Positive Input
16
V
C
VCXO Control Voltage
Figure 14. Outline Diagram
Rev: 30Mar2009


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn