Moteur de recherche de fiches techniques de composants électroniques |
|
ISL36411DRZ-TS Fiches technique(PDF) 5 Page - Intersil Corporation |
|
ISL36411DRZ-TS Fiches technique(HTML) 5 Page - Intersil Corporation |
5 / 12 page ISL36411 5 FN6965.1 March 25, 2010 Output Return Loss Limit (Differential) SDD22 100MHz to 4.1GHz Note 7 dB 7 4.1MHz to 11.1GHz Note 8 dB 8 Output Return Loss Limit (Common Mode) SCC22 100MHz to 2.5GHz Note 9 dB 9 2.5MHz to 11.1GHz -3 dB 14 Output Return Loss Limit (Com. to Diff. Conversion) SDC22 100MHz to 11.1GHz -10 dB 14 Output Residual Jitter 10Gbps; Up to 10m 28AWG std twin- axial cable (~ -27dB @ 5GHz); 1200mVP-P ≤ VIN ≤ 1600mVP-P 0.35 UI 6, 10, 11 Output Transition Time tr, tf 20% to 80% 32 ps 12 Lane-to-Lane Skew 50 ps 14 Propagation Delay From IN[k] to OUT[k] 500 ps 14 LOS Assert Time Time to assert Loss-of-Signal indicator when transitioning from active data mode to line silence mode 50 µs 13 LOS De-Assert Time Time to assert Loss-of-Signal indicator when transitioning from line silence mode to active data mode 50 µs 13 Data-to-Line Silence Response Time K28.5 data pattern at 10Gbps 100 µs 13 Data-to-Line Silence Response Time K28.5 data pattern at 10Gbps 100 µs 13 NOTES: 6. After channel loss, differential amplitudes at ISL36411 inputs must meet the input voltage range specified in “Absolute Maximum Ratings” on page 4. 7. Maximum Reflection Coefficient given by equation SDDXX(dB)= -12 + 2*√(f), with f in GHz. Established by characterization and not production tested. 8. Maximum Reflection Coefficient given by equation SDDXX(dB)= -6.3+13Log10(f/5.5), with f in GHz. Established by characterization and not production tested. 9. Reflection Coefficient given by equation SCCXX(dB) < -7 + 1.6*f, with f in GHz. Established by characterization and not production tested. 10. Output residual jitter is the difference between the total jitter at the lane extender output and the total jitter of the transmitted signal (as measured at the input to the channel). Total jitter (TJ) is DJPP + 14.1 x RJRMS. 11. Measured using a PRBS 27-1 pattern. Deterministic jitter at the input to the lane extender is due to frequency-dependent, media-induced loss only. 12. Rise and fall times measured using a 1GHz clock with a 20ps edge rate. 13. For active data mode, cable input amplitude is 300mVP-P (differential) or greater. For line silence mode, cable input amplitude is 20mVP-P (differential) or less. Established by characterization and not production tested. 14. Limits established by characterization and are not production tested. Electrical Specifications VDD = 1.2V, TA = +25°C, and VIN = 600mVP-P, unless otherwise noted. (Continued) PARAMETERS SYMBOL CONDITION MIN TYP MAX UNITS NOTES |
Numéro de pièce similaire - ISL36411DRZ-TS |
|
Description similaire - ISL36411DRZ-TS |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |