Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74AUP1G74GT Fiches technique(PDF) 5 Page - NXP Semiconductors

No de pièce 74AUP1G74GT
Description  Low-power D-type flip-flop with set and reset; positive-edge trigger
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1G74GT Fiches technique(HTML) 5 Page - NXP Semiconductors

  74AUP1G74GT Datasheet HTML 1Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 2Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 3Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 4Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 5Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 6Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 7Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 8Page - NXP Semiconductors 74AUP1G74GT Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
74AUP1G74_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 3 June 2008
5 of 24
NXP Semiconductors
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
↑ = LOW-to-HIGH CP transition;
Qn+1 = state after the next LOW-to-HIGH CP transition.
8.
Limiting values
[1]
The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
For VSSOP8 packages: above 110
°C the value of P
tot derates linearly with 8.0 mW/K.
For XSON8, XSON8U and XQFN8U packages: above 45
°C the value of P
tot derates linearly with 2.4 mW/K.
9.
Recommended operating conditions
Table 5.
Function table for synchronous operation[1]
Input
Output
SD
RD
CP
D
Qn+1
Qn+1
HH
LLH
HH
HHL
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
−0.5
+4.6
V
IIK
input clamping current
VI <0V
−50
-
mA
VI
input voltage
[1]
−0.5
+4.6
V
IOK
output clamping current
VO <0V
−50
-
mA
VO
output voltage
Active mode and Power-down mode
[1]
−0.5
+4.6
V
IO
output current
VO =0Vto VCC
-
±20
mA
ICC
supply current
-
+50
mA
IGND
ground current
−50
-
mA
Tstg
storage temperature
−65
+150
°C
Ptot
total power dissipation
Tamb = −40 °C to +125 °C
[2] -
250
mW
Table 7.
Operating conditions
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
0.8
3.6
V
VI
input voltage
0
3.6
V
VO
output voltage
Active mode
0
VCC
V
Power-down mode; VCC = 0 V
0
3.6
V
Tamb
ambient temperature
−40
+125
°C
∆t/∆V
input transition rise and fall rate
VCC = 0.8 V to 3.6 V
-
200
ns/V


Numéro de pièce similaire - 74AUP1G74GT

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74AUP1G74GT PHILIPS-74AUP1G74GT Datasheet
112Kb / 23P
   Low-power D-type flip-flop with set and reset; positive-edge trigger
Rev. 01-25 August 2006
logo
Nexperia B.V. All right...
74AUP1G74GT NEXPERIA-74AUP1G74GT Datasheet
349Kb / 26P
   Low-power D-type flip-flop with set and reset; positive-edge trigger
Rev. 13 - 23 January 2023
More results

Description similaire - 74AUP1G74GT

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74AUP1G74-Q100 NEXPERIA-74AUP1G74-Q100 Datasheet
243Kb / 20P
   Low-power D-type flip-flop with set and reset; positive-edge trigger
74AUP1G74 NEXPERIA-74AUP1G74 Datasheet
349Kb / 26P
   Low-power D-type flip-flop with set and reset; positive-edge trigger
Rev. 13 - 23 January 2023
logo
NXP Semiconductors
74AUP1G74 PHILIPS-74AUP1G74 Datasheet
112Kb / 23P
   Low-power D-type flip-flop with set and reset; positive-edge trigger
Rev. 01-25 August 2006
74LVC74A PHILIPS-74LVC74A Datasheet
99Kb / 10P
   Dual D-type flip-flop with set and reset; positive-edge trigger
1998 Jun 17
74LVC1G74DC.125 NXP-74LVC1G74DC.125 Datasheet
299Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12-2 April 2013
logo
Integral Corp.
IN74LV74 INTEGRAL-IN74LV74 Datasheet
161Kb / 7P
   Dual D-type flip-flop with set and reset; positive-edge trigger
logo
Nexperia B.V. All right...
74HC74-Q100 NEXPERIA-74HC74-Q100 Datasheet
798Kb / 19P
   Dual D-type flip-flop with set and reset; positive edge-trigger
74LVC74A-Q100 NEXPERIA-74LVC74A-Q100 Datasheet
722Kb / 18P
   Dual D-type flip-flop with set and reset; positive-edge trigger
74LV74 NEXPERIA-74LV74 Datasheet
251Kb / 15P
   Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 5 - 24 March 2021
logo
NXP Semiconductors
74LVC1G74 NXP-74LVC1G74_10 Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com