Moteur de recherche de fiches techniques de composants électroniques |
|
CS2300CP-CZZR Fiches technique(PDF) 9 Page - Cirrus Logic |
|
CS2300CP-CZZR Fiches technique(HTML) 9 Page - Cirrus Logic |
9 / 32 page CS2300-CP DS843F1 9 CONTROL PORT SWITCHING CHARACTERISTICS- I²C FORMAT Inputs: Logic 0 = GND; Logic 1 = VD; CL =20pF. Notes: 10. Data must be held for sufficient time to bridge the transition time, tf, of SCL. Parameter Symbol Min Max Unit SCL Clock Frequency fscl - 100 kHz Bus Free-Time Between Transmissions tbuf 4.7 - µs Start Condition Hold Time (prior to first clock pulse) thdst 4.0 - µs Clock Low Time tlow 4.7 - µs Clock High Time thigh 4.0 - µs Setup Time for Repeated Start Condition tsust 4.7 - µs SDA Hold Time from SCL Falling (Note 10)thdd 0- µs SDA Setup Time to SCL Rising tsud 250 - ns Rise Time of SCL and SDA tr -1 µs Fall Time SCL and SDA tf - 300 ns Setup Time for Stop Condition tsusp 4.7 - µs Acknowledge Delay from SCL Falling tack 300 1000 ns Delay from Supply Voltage Stable to Control Port Ready tdpor 100 - µs t buf t hdst t hdst t low t r t f t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SDA SCL VD t dpor Figure 5. Control Port Timing - I²C Format |
Numéro de pièce similaire - CS2300CP-CZZR |
|
Description similaire - CS2300CP-CZZR |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |