Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TLC2555IDGK Fiches technique(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
No de pièce TLC2555IDGK
Description  5 V, LOW POWER, 12-BIT, 400 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

TLC2555IDGK Fiches technique(HTML) 3 Page - Texas Instruments

  TLC2555IDGK Datasheet HTML 1Page - Texas Instruments TLC2555IDGK Datasheet HTML 2Page - Texas Instruments TLC2555IDGK Datasheet HTML 3Page - Texas Instruments TLC2555IDGK Datasheet HTML 4Page - Texas Instruments TLC2555IDGK Datasheet HTML 5Page - Texas Instruments TLC2555IDGK Datasheet HTML 6Page - Texas Instruments TLC2555IDGK Datasheet HTML 7Page - Texas Instruments TLC2555IDGK Datasheet HTML 8Page - Texas Instruments TLC2555IDGK Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
TLC2551, TLC2552, TLC2555
5 V, LOW POWER, 12-BIT, 400 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS276 –MARCH 2000
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TLC2551
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from 3-state within a maximum setup time.
CS can be used as the FS pin when a dedicated serial port is used. If TLC2551 is attached to a dedicated DSP serial
port, this terminal can be grounded.
FS
7
I
DSP frame sync input. Indication of the start of a serial data frame. Tie this terminal to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
SCLK
5
I
Output serial clock. This terminal receives the serial SCLK from the host processor.
SDO
8
O
The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state until CS falling edge.
The output format is MSB first.
When FS is not used (FS = 1 at the falling edge of CS): The MSB is presented to the SDO pin after CS falling edge
and output data is valid on the falling edge of SCLK.
When FS is used (FS = 0 at the falling edge of CS): The MSB is presented to the SDO pin after the falling edge of
FS or the falling edge of CS (whichever happens first). Output data is valid on the falling edge of SCLK. (This is
typically used with an active FS from a DSP).
VDD
6
I
Positive supply voltage
VREF
2
I
External reference input
TLC2552/55
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN0 /AIN(+)
4
I
Analog input channel 0. (positive input for TLV2555)
AIN1/AIN (–)
5
I
Analog input channel 1 (inverted input for TLV2555)
CS/FS
1
I
Chip select/frame sync. A high-to-low transition on the CS/FS removes SDO from 3-state within a maximum delay
time.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
SCLK
7
I
Output serial clock. This terminal receives the serial SCLK from the host processor.
SDO
8
O
The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state when CS/FS is
high and presents output data after the CS/FS falling edge until the LSB is presented. The output format is MSB
first. SDO returns to the Hi-Z state after the 16th SCLK. Output data is valid on the falling SCLK edge.
VDD
6
I
Positive supply voltage
VREF
2
I
External reference input
detailed description
The TLC2551/2/5 are successive approximation (SAR) ADCs utilizing a charge redistribution DAC. Figure 1
shows a simplified version of the ADC.
The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process
starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge
from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is
balanced, the conversion is complete and the ADC output code is generated.


Numéro de pièce similaire - TLC2555IDGK

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TLC2555IDGK TI1-TLC2555IDGK Datasheet
1Mb / 28P
[Old version datasheet]   5-V, LOW-POWER, 12-BIT, 175/360 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLC2555IDGKG4 TI1-TLC2555IDGKG4 Datasheet
1Mb / 28P
[Old version datasheet]   5-V, LOW-POWER, 12-BIT, 175/360 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
More results

Description similaire - TLC2555IDGK

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TLC2551 TI1-TLC2551_16 Datasheet
1Mb / 28P
[Old version datasheet]   5-V, LOW-POWER, 12-BIT, 175/360 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLV2541 TI-TLV2541 Datasheet
426Kb / 26P
[Old version datasheet]   2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLV2541IDR TI-TLV2541IDR Datasheet
1Mb / 30P
[Old version datasheet]   2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLV2541 TI1-TLV2541_14 Datasheet
1Mb / 33P
[Old version datasheet]   2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLV2542IDR TI-TLV2542IDR Datasheet
1Mb / 31P
[Old version datasheet]   2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLC2554 TI1-TLC2554_14 Datasheet
1Mb / 50P
[Old version datasheet]   5-V, 12-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC2554 TI-TLC2554 Datasheet
566Kb / 37P
[Old version datasheet]   5-V, 12-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLV2544Q TI1-TLV2544Q Datasheet
623Kb / 37P
[Old version datasheet]   3-V TO 5.5-V, 12-BIT, 200-KSPS, 4-/8-CHANNEL, LOW-POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER-DOWN
TLV2544Q TI-TLV2544Q_07 Datasheet
863Kb / 41P
[Old version datasheet]   3-V TO 5.5-V, 12-BIT, 200-KSPS, 4-/8-CHANNEL, LOW-POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER-DOWN
TLC1514 TI1-TLC1514_15 Datasheet
591Kb / 39P
[Old version datasheet]   5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com