SN74ALVCH162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER

WITH 3-STATE OUTPUTS

SCES084F – AUGUST 1996 – REVISED JUNE 1999

1

POST OFFICE BOX 655303

Widebus

™ Family

CMOS) Submicron Process

Resistors, So No External Resistors Are

Required

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

JESD 17

Need for External Pullup/Pulldown

Resistors

Package

NOTE: For tape and reel order entry:

The DBBR package is abbreviated to GR.

description

This 1-bit to 4-bit address register/driver is

The device is ideal for use in applications in which

a single address bus is driving four separate

memory locations. The SN74ALVCH162831 can

be used as a buffer or a register, depending on the

logic level of the select (SEL) input.

When SEL is logic high, the device is in the buffer

mode. The outputs follow the inputs and are

controlled by the two output-enable (OE) inputs.

Each OE controls two groups of nine outputs.

When SEL is logic low, the device is in the register

mode. The register is an edge-triggered D-type

flip-flop. On the positive transition of the clock

(CLK) input, data set up at the A inputs is stored

in the internal registers. OE controls operate the

same as in buffer mode.

When OE is logic low, the outputs are in a normal

logic state (high or low logic level). When OE is

logic high, the outputs are in the high-impedance

state.

Copyright

© 1999, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

DBB PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

4Y1

3Y1

GND

2Y1

1Y1

NC

A1

GND

NC

A2

GND

NC

A3

NC

A4

GND

CLK

OE1

OE2

SEL

GND

A5

A6

A7

NC

GND

A8

NC

GND

A9

NC

4Y9

3Y9

GND

2Y9

1Y9

1Y2

2Y2

GND

3Y2

4Y2

1Y3

2Y3

GND

3Y3

4Y3

GND

1Y4

2Y4

3Y4

4Y4

GND

1Y5

2Y5

3Y5

4Y5

GND

1Y6

2Y6

3Y6

4Y6

GND

1Y7

2Y7

GND

3Y7

4Y7

1Y8

2Y8

GND

3Y8

4Y8

NC – No internal connection