Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ACEX1K Fiches technique(PDF) 7 Page - Altera Corporation

No de pièce ACEX1K
Description  Programmable Logic Device Family
Download  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ALTERA [Altera Corporation]
Site Internet  http://www.altera.com
Logo ALTERA - Altera Corporation

ACEX1K Fiches technique(HTML) 7 Page - Altera Corporation

Back Button ACEX1K Datasheet HTML 3Page - Altera Corporation ACEX1K Datasheet HTML 4Page - Altera Corporation ACEX1K Datasheet HTML 5Page - Altera Corporation ACEX1K Datasheet HTML 6Page - Altera Corporation ACEX1K Datasheet HTML 7Page - Altera Corporation ACEX1K Datasheet HTML 8Page - Altera Corporation ACEX1K Datasheet HTML 9Page - Altera Corporation ACEX1K Datasheet HTML 10Page - Altera Corporation ACEX1K Datasheet HTML 11Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 86 page
background image
Altera Corporation
7
ACEX 1K Programmable Logic Device Family Data Sheet
13
The logic array consists of logic array blocks (LABs). Each LAB contains
eight LEs and a local interconnect. An LE consists of a 4-input LUT, a
programmable flipflop, and dedicated signal paths for carry and cascade
functions. The eight LEs can be used to create medium-sized blocks of
logic—such as 8-bit counters, address decoders, or state machines—or
combined across LABs to create larger logic blocks. Each LAB represents
about 96 usable logic gates.
Signal interconnections within ACEX 1K devices (as well as to and from
device pins) are provided by the FastTrack Interconnect routing structure,
which is a series of fast, continuous row and column channels that run the
entire length and width of the device.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect routing structure. Each IOE
contains a bidirectional I/O buffer and a flipflop that can be used as either
an output or input register to feed input, output, or bidirectional signals.
When used with a dedicated clock pin, these registers provide exceptional
performance. As inputs, they provide setup times as low as 1.1 ns and
hold times of 0 ns. As outputs, these registers provide clock-to-output
times as low as 2.5 ns. IOEs provide a variety of features, such as JTAG
BST support, slew-rate control, tri-state buffers, and open-drain outputs.
Figure 1 shows a block diagram of the ACEX 1K device architecture. Each
group of LEs is combined into an LAB; groups of LABs are arranged into
rows and columns. Each row also contains a single EAB. The LABs and
EABs are interconnected by the FastTrack Interconnect routing structure.
IOEs are located at the end of each row and column of the FastTrack
Interconnect routing structure.


Numéro de pièce similaire - ACEX1K

FabricantNo de pièceFiches techniqueDescription
logo
Altera Corporation
ACEX1K ALTERA-ACEX1K Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results

Description similaire - ACEX1K

FabricantNo de pièceFiches techniqueDescription
logo
Altera Corporation
EP20K400EFI672-2X ALTERA-EP20K400EFI672-2X Datasheet
724Kb / 117P
   Programmable Logic Device Family
EPM7128SLC84-15 ALTERA-EPM7128SLC84-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7128STC100-15N ALTERA-EPM7128STC100-15N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3064ATC44-10N ALTERA-EPM3064ATC44-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EP1K30TC144-3N ALTERA-EP1K30TC144-3N Datasheet
1Mb / 86P
   Programmable Logic Device Family
EPM7192SQI160-10N ALTERA-EPM7192SQI160-10N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7160STI100-10 ALTERA-EPM7160STI100-10 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8282ALC84-4 ALTERA-EPF8282ALC84-4 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM5064JC-1 ALTERA-EPM5064JC-1 Datasheet
831Kb / 36P
   Programmable Logic Device Family
EPM7032LC44-7 ALTERA-EPM7032LC44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EP1K10TC144-2N ALTERA-EP1K10TC144-2N Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com