Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD5025 Fiches technique(PDF) 8 Page - Analog Devices

No de pièce AD5025
Description  Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5025 Fiches technique(HTML) 8 Page - Analog Devices

Back Button AD5025_08 Datasheet HTML 4Page - Analog Devices AD5025_08 Datasheet HTML 5Page - Analog Devices AD5025_08 Datasheet HTML 6Page - Analog Devices AD5025_08 Datasheet HTML 7Page - Analog Devices AD5025_08 Datasheet HTML 8Page - Analog Devices AD5025_08 Datasheet HTML 9Page - Analog Devices AD5025_08 Datasheet HTML 10Page - Analog Devices AD5025_08 Datasheet HTML 11Page - Analog Devices AD5025_08 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
AD5025/AD5045/AD5065
Rev. 0 | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
AD5025/
AD5045/
AD5065
VDD
VREFA
SDO
POR
VOUTA
14
13
12
11
10
9
8
DIN
GND
VOUTB
SCLK
TOP VIEW
(Not to Scale)
LDAC
CLR
PDL
SYNC
VREFB
Figure 5. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LDAC
Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This
allows all DAC outputs to simultaneously update. This pin can be tied permanently low in standalone
mode. When daisy-chain mode is enabled, this pin cannot be tied permanently low. The LDAC pin should
be used in asynchronous LDAC update mode, as shown in Figure 3, and the LDAC pin must be brought
high after pulsing. This allows all DAC outputs to simultaneously update.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes
low, it powers on the SCLK and DIN buffers and enables the input register. Data is transferred in on the
falling edges of the next 32 clocks. If SYNC is taken high before the 32nd falling edge, the rising edge of
SYNC acts as an interrupt and the write sequence is ignored by the device.
3
VDD
Power Supply Input. These parts can be operated from 4.5 V to 5.5 V, and the supply should be decoupled
with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
4
VREFA
DAC A Reference Input. This is the reference voltage input pin for DAC A.
5
VOUTA
Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
6
POR
Power-On Reset Pin. Tying this pin to GND powers up the part to 0 V. Tying this pin to VDD powers up
the part to midscale.
7
SDO
Serial Data Output. Can be used for daisy-chaining a number of these devices together or for reading
back the data in the shift register for diagnostic purposes. The serial data is transferred on the rising
edge of SCLK and is valid on the falling edge of the clock.
8
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are
ignored. When CLR is activated, the input register and the DAC register are updated with the data
contained in the clear code register—zero, midscale, or full scale. Default setting clears the output to 0 V.
9
VREFB
DAC B Reference Input. This is the reference voltage input pin for DAC B.
10
VOUTB
Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
11
GND
Ground Reference Point for All Circuitry on the Part.
12
PDL
The PDL pin is used to ensure hardware shutdown lockout of the device under any circumstance. A
Logic 1 at the PLO pin causes the device to behave as normal. The user may successfully enter
software power-down over the serial interface while Logic 1 is applied to the PDL pin.
If a Logic 0 is applied to this pin, it ensures that the device cannot enter software power-down under
any circumstances. If the device had previously been placed in software power-down mode, a high-to-
low transition at the PDL pin causes the DAC(s) to exit power-down and output a voltage corresponding to
the previous code in the DAC register before the device entered software power-down.
13
DIN
Serial Data Input. This device has a 32-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
14
SCLK
Serial Clock Input. Data is clocked into the input register on the falling edge of the serial clock input. Data
can be transferred at rates of up to 50 MHz.


Numéro de pièce similaire - AD5025_08

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5025BRUZ AD-AD5025BRUZ Datasheet
1Mb / 33P
   Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Rev. PrB
AD5025BRUZ AD-AD5025BRUZ Datasheet
1Mb / 25P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface
AD5025BRUZ-REEL7 AD-AD5025BRUZ-REEL7 Datasheet
1Mb / 33P
   Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Rev. PrB
AD5025BRUZ-REEL7 AD-AD5025BRUZ-REEL7 Datasheet
1Mb / 25P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface
AD5025 AD-AD5025_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
More results

Description similaire - AD5025_08

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5025 AD-AD5025_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5065 AD-AD5065_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5045 AD-AD5045_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5064BRUZ-1 AD-AD5064BRUZ-1 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5064 AD-AD5064_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5044 AD-AD5044_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
REV. 0
AD5066 AD-AD5066_15 Datasheet
617Kb / 24P
   Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
REV. A
AD5025 AD-AD5025 Datasheet
1Mb / 33P
   Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com