Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ST90T158M9Q6 Fiches technique(PDF) 57 Page - STMicroelectronics

No de pièce ST90T158M9Q6
Description  8/16-BIT MCU FAMILY WITH UP TO 64K ROM/OTP/EPROM AND UP TO 2K RAM
Download  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST90T158M9Q6 Fiches technique(HTML) 57 Page - STMicroelectronics

Back Button ST90T158M9Q6 Datasheet HTML 53Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 54Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 55Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 56Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 57Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 58Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 59Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 60Page - STMicroelectronics ST90T158M9Q6 Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 190 page
background image
57/190
ST90158 - INTERRUPTS
4.7 TOP LEVEL INTERRUPT
The Top Level Interrupt channel can be assigned
either to the external pin NMI or to the Timer/
Watchdog according to the status of the control bit
EIVR.TLIS (R246.2, Page 0). If this bit is high (the
reset condition) the source is the external pin NMI.
If it is low, the source is the Timer/ Watchdog End
Of Count. When the source is the NMI external
pin, the control bit EIVR.TLTEV (R246.3; Page 0)
selects between the rising (if set) or falling (if reset)
edge generating the interrupt request. When the
selected event occurs, the CICR.TLIP bit (R230.6)
is set. Depending on the mask situation, a Top
Level Interrupt request may be generated. Two
kinds of masks are available, a Maskable mask
and a Non-Maskable mask. The first mask is the
CICR.TLI bit (R230.5): it can be set or cleared to
enable or disable respectively the Top Level Inter-
rupt request. If it is enabled, the global Enable In-
terrupt bit, CICR.IEN (R230.4) must also be ena-
bled in order to allow a Top Level Request.
The second mask NICR.TLNM (R247.7) is a set-
only mask. Once set, it enables the Top Level In-
terrupt request independently of the value of
CICR.IEN and it cannot be cleared by the pro-
gram. Only the processor RESET cycle can clear
this bit. This does not prevent the user from ignor-
ing some sources due to a change in TLIS.
The Top Level Interrupt Service Routine cannot be
interrupted by any other interrupt or DMA request,
in any arbitration mode, not even by a subsequent
Top Level Interrupt request.
Warning. The interrupt machine cycle of the Top
Level Interrupt does not clear the CICR.IEN bit,
and the corresponding iret does not set it. Fur-
thermore the TLI never modifies the CPL bits and
the NICR register.
4.8 ON-CHIP PERIPHERAL INTERRUPTS
The general structure of the peripheral interrupt
unit is described here, however each on-chip pe-
ripheral has its own specific interrupt unit contain-
ing one or more interrupt channels, or DMA chan-
nels. Please refer to the specific peripheral chap-
ter for the description of its interrupt features and
control registers.
The on-chip peripheral interrupt channels provide
the following control bits:
– Interrupt Pending bit (IP). Set by hardware
when the Trigger Event occurs. Can be set/
cleared by software to generate/cancel pending
interrupts and give the status for Interrupt polling.
– Interrupt Mask bit (IM). If IM = “0”, no interrupt
request is generated. If IM =“1” an interrupt re-
quest is generated whenever IP = “1” and
CICR.IEN = “1”.
– Priority Level (PRL, 3 bits). These bits define
the current priority level, PRL=0: the highest pri-
ority, PRL=7: the lowest priority (the interrupt
cannot be acknowledged)
– Interrupt Vector Register (IVR, up to 7 bits).
The IVR points to the vector table which itself
contains the interrupt routine start address.
Figure 27. Top Level Interrupt Structure
n
n
WATCHDOG ENABLE
WDEN
WATCHDOG TIMER
END OF COUNT
NMI
OR
TLTEV
MUX
TLIS
TLIP
TLNM
TLI
IEN
PENDING
MASK
TOP LEVEL
INTERRUPT
VA00294
CORE
RESET
REQUEST
9


Numéro de pièce similaire - ST90T158M9Q6

FabricantNo de pièceFiches techniqueDescription
logo
STMicroelectronics
ST90T27 STMICROELECTRONICS-ST90T27 Datasheet
977Kb / 22P
   16K EPROM HCMOS MCUS WITH RAM
ST90T28 STMICROELECTRONICS-ST90T28 Datasheet
977Kb / 22P
   16K EPROM HCMOS MCUS WITH RAM
ST90T30 STMICROELECTRONICS-ST90T30 Datasheet
819Kb / 21P
   9K EPROM HCMOS MCUs WOTH A/D COMVERTER
ST90T30C1 STMICROELECTRONICS-ST90T30C1 Datasheet
819Kb / 21P
   9K EPROM HCMOS MCUs WOTH A/D COMVERTER
ST90T30C6 STMICROELECTRONICS-ST90T30C6 Datasheet
819Kb / 21P
   9K EPROM HCMOS MCUs WOTH A/D COMVERTER
More results

Description similaire - ST90T158M9Q6

FabricantNo de pièceFiches techniqueDescription
logo
STMicroelectronics
2764A STMICROELECTRONICS-2764A Datasheet
99Kb / 11P
   64K (8K x 8) UV EPROM and OTP ROM
ST72311 STMICROELECTRONICS-ST72311 Datasheet
1Mb / 94P
   8-BIT MCU WITH 8 TO 16K ROM/OTP/EPROM, 384 TO 512 BYTES RAM, ADC, WDG, SCI, SPI AND 2 TIMERS
logo
Fortune Semiconductor C...
FS98O21 FORTUNE-FS98O21 Datasheet
1Mb / 136P
   8-bit MCU with 2k program EPROM, 128-byte RAM
FS98O01 FORTUNE-FS98O01 Datasheet
890Kb / 58P
   8-bit MCU with 2k program EPROM, 128-byte RAM
FS98O02 FORTUNE-FS98O02 Datasheet
1Mb / 50P
   8-bit MCU with 2k program EPROM, 128-byte RAM
logo
STMicroelectronics
ST10F276 STMICROELECTRONICS-ST10F276 Datasheet
61Kb / 4P
   16-bit MCU with MAC unit, up to 832 Kbytes Flash memory and up to 68 Kbytes RAM
ST7263B STMICROELECTRONICS-ST7263B Datasheet
1Mb / 132P
   LOW SPEED USB 8-BIT MCU FAMILY WITH FLASH/ROM, UP TO 512 BYTES RAM, 8-BIT ADC, WDG, TIMER, SCI & I짼C
April 2003 Rev. 1.5
ST72101 STMICROELECTRONICS-ST72101 Datasheet
531Kb / 84P
   8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
September 1999 Rev. 1.7
ST72101 STMICROELECTRONICS-ST72101_01 Datasheet
885Kb / 85P
   8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
ST72E121 STMICROELECTRONICS-ST72E121 Datasheet
589Kb / 92P
   8-BIT MCU WITH 8 TO 16K OTP/EPROM, 384 TO 512 BYTES RAM, WDG, SCI, SPI AND 2 TIMERS
September 1999 Rev. 1.7
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com