Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TCA6424RGJR Fiches technique(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
No de pièce TCA6424RGJR
Description  LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

TCA6424RGJR Fiches technique(HTML) 5 Page - Texas Instruments

  TCA6424RGJR Datasheet HTML 1Page - Texas Instruments TCA6424RGJR Datasheet HTML 2Page - Texas Instruments TCA6424RGJR Datasheet HTML 3Page - Texas Instruments TCA6424RGJR Datasheet HTML 4Page - Texas Instruments TCA6424RGJR Datasheet HTML 5Page - Texas Instruments TCA6424RGJR Datasheet HTML 6Page - Texas Instruments TCA6424RGJR Datasheet HTML 7Page - Texas Instruments TCA6424RGJR Datasheet HTML 8Page - Texas Instruments TCA6424RGJR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 29 page
background image
www.ti.com
I/O Port
I
2C Interface
SDA
SCL
S
P
StartCondition
StopCondition
SDA
SCL
DataLine
Change
TCA6424
LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER
WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
SCPS175 – NOVEMBER 2007
When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The
input voltage may be raised above VCC to a maximum of 5.5 V.
If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In
this case, there are low-impedance paths between the I/O pin and either VCC or GND. The external voltage
applied to this I/O pin should not exceed the recommended levels for proper operation.
The bidirectional I2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be
connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data
transfer may be initiated only when the bus is not busy.
I2C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on
the SDA input/output, while the SCL input is high (see Figure 1). After the Start condition, the device address
byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).
After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA
input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must
not be changed between the Start and the Stop conditions.
On the I2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control
commands (Start or Stop) (see Figure 2).
A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the
master (see Figure 1).
Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop
conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before
the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK
clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see
Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly,
the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold
times must be met to ensure proper operation.
A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after
the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high.
In this event, the transmitter must release the data line to enable the master to generate a Stop condition.
Figure 1. Definition of Start and Stop Conditions
Figure 2. Bit Transfer
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): TCA6424


Numéro de pièce similaire - TCA6424RGJR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TCA6424RGJR TI-TCA6424RGJR Datasheet
507Kb / 29P
[Old version datasheet]   LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
More results

Description similaire - TCA6424RGJR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TCA6424A TI-TCA6424A Datasheet
554Kb / 33P
[Old version datasheet]   LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT RESET AND CONFIGURATION REGISTERS
TCA6424 TI-TCA6424_10 Datasheet
507Kb / 29P
[Old version datasheet]   LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6416 TI-TCA6416_10 Datasheet
913Kb / 35P
[Old version datasheet]   LOW-VOLTAGE 16-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6416A TI-TCA6416A Datasheet
900Kb / 32P
[Old version datasheet]   LOW-VOLTAGE 16-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6408A TI1-TCA6408A Datasheet
932Kb / 35P
[Old version datasheet]   LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6416 TI-TCA6416 Datasheet
781Kb / 31P
[Old version datasheet]   LOW-VOLTAGE 16-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6416A TI-TCA6416A_11 Datasheet
909Kb / 34P
[Old version datasheet]   LOW-VOLTAGE 16-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6408 TI-TCA6408 Datasheet
841Kb / 30P
[Old version datasheet]   LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6408 TI-TCA6408_09 Datasheet
927Kb / 31P
[Old version datasheet]   LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
logo
NXP Semiconductors
PCA6408A NXP-PCA6408A Datasheet
2Mb / 40P
   Low-voltage, 8-bit I2C-bus and SMBus I/O expander with interrupt output, reset, and configuration registers
Rev. 1-27 September 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com