Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CS80C286-16 Fiches technique(PDF) 11 Page - Intersil Corporation

No de pièce CS80C286-16
Description  High Performance Microprocessor with Memory Management and Protection
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INTERSIL [Intersil Corporation]
Site Internet  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CS80C286-16 Fiches technique(HTML) 11 Page - Intersil Corporation

Back Button CS80C286-16 Datasheet HTML 7Page - Intersil Corporation CS80C286-16 Datasheet HTML 8Page - Intersil Corporation CS80C286-16 Datasheet HTML 9Page - Intersil Corporation CS80C286-16 Datasheet HTML 10Page - Intersil Corporation CS80C286-16 Datasheet HTML 11Page - Intersil Corporation CS80C286-16 Datasheet HTML 12Page - Intersil Corporation CS80C286-16 Datasheet HTML 13Page - Intersil Corporation CS80C286-16 Datasheet HTML 14Page - Intersil Corporation CS80C286-16 Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 60 page
background image
11
Memory Organization
Memory is organized as sets of variable-length segments. Each
segment is a linear contiguous sequence of up to 64K (216) 8-
bit bytes. Memory is addressed using a two-component
address (a pointer) that consists of a 16-bit segment selector
and a 16-bit offset. The segment selector indicates the desired
segment in memory. The offset component indicates the
desired byte address within the segment. (See Figure 3).
All instructions that address operands in memory must spec-
ify the segment and the offset. For speed and compact
instruction encoding, segment selectors are usually stored in
the high speed segment registers. An instruction need spec-
ify only the desired segment register and offset in order to
address a memory operand.
Most instructions need not explicitly specify which segment
register is used. The correct segment register is automati-
cally chosen according to the rules of Table 3. These rules
follow the way programs are written (see Figure 4) as inde-
pendent modules that require areas for code and data, a
stack, and access to external data areas.
Special segment override instruction prefixes allow the
implicit segment register selection rules to be overridden for
special cases. The stack, data and extra segments may
coincide for simple programs. To access operands not resid-
ing in one of the four immediately available segments, a full
32-bit pointer or a new segment selector must be loaded.
Addressing Modes
The 80C286 provides a total of eight addressing modes for
instructions to specify operands. Two addressing modes are
provided for instructions that operate on register or immedi-
ate operands:
REGISTER OPERAND MODE: The operand is located in
one of the 8 or 16-bit general registers.
IMMEDIATE OPERAND MODE: The operand is included in
the instruction.
Six modes are provided to specify the location of an operand in
a memory segment. A memory operand address consists of
two 16-bit components: segment selector and offset. The seg-
ment selector is supplied by a segment register either implicitly
chosen by the addressing mode or explicitly chosen by a seg-
ment override prefix. The offset is calculated by summing any
combination of the following three address elements:
the displacement (an 8 or 16-bit immediate value contained
in the instruction)
the base (contents of either the BX or BP base registers)
the index (contents of either the SI or Dl index registers)
Any carry out from the 16-bit addition is ignored. Eight-bit
displacements are sign extended to 16-bit values.
TABLE 3. SEGMENT REGISTER SELECTION RULES
MEMORY
REFERENCE
NEEDED
SEGMENT
REGISTER
USED
IMPLICIT SEGMENT
SELECTION RULE
Instructions
Code (CS) Automatic with instruction prefetch
Stack
Stack (SS) All stack pushes and pops. Any
memory reference which uses BP
as a base register.
Local Data
Data (DS)
All data references except when
relative to stack or string destination
External
(Global) Data
Extra (ES) Alternate data segment and
destination of string operation
POINTER
OFFSET
SEGMENT
31
16 15
0
OPERAND
SELECTED
SEGMENT
MEMORY
SELECTED
FIGURE 3. TWO COMPONENT ADDRESS
CODE
DATA
CODE
DATA
MEMORY
CPU
CODE
DATA
STACK
EXTRA
SEGMENT
REGISTERS
MODULE A
MODULE B
PROCESS
STACK
PROCESS
DATA
BLOCK 1
PROCESS
DATA
BLOCK 2
FIGURE 4. SEGMENTED MEMORY HELPS STRUCTURE
SOFTWARE
80C286


Numéro de pièce similaire - CS80C286-16

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
CS80C286-16 INTERSIL-CS80C286-16 Datasheet
365Kb / 13P
   High Performance Microprocessor with Memory Management and Protection
March 1997
CS80C286-16 INTERSIL-CS80C286-16 Datasheet
756Kb / 60P
   High Performance Microprocessor with Memory Management and Protection
More results

Description similaire - CS80C286-16

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
80C286 INTERSIL-80C286 Datasheet
365Kb / 13P
   High Performance Microprocessor with Memory Management and Protection
March 1997
logo
Advanced Micro Devices
80286 AMD-80286 Datasheet
3Mb / 62P
   HIGH PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION
logo
Renesas Technology Corp
80C286 RENESAS-80C286 Datasheet
2Mb / 65P
   High Performance Microprocessor with Memory Management and Protection
logo
Intersil Corporation
80C286883 INTERSIL-80C286883 Datasheet
508Kb / 13P
   High Performance Microprocessor with Memory Management and Protection
80C286 INTERSIL-80C286_1 Datasheet
756Kb / 60P
   High Performance Microprocessor with Memory Management and Protection
logo
Intel Corporation
M80C286 INTEL-M80C286 Datasheet
957Kb / 60P
   HIGH PERFORMANCE CHMOS MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION
NG80386DX33 INTEL-NG80386DX33 Datasheet
1Mb / 139P
   32-BIT CHMOS MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT
80960MC INTEL-80960MC Datasheet
406Kb / 39P
   EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT
logo
Dynex Semiconductor
MA31751 DYNEX-MA31751 Datasheet
160Kb / 17P
   Memory Management & Block Protection Unit
logo
RICOH electronics devic...
R5104V RICOH-R5104V Datasheet
794Kb / 20P
   Microprocessor power management with Watchdog Timer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com