Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

LM4040 Fiches technique(PDF) 22 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No de pièce LM4040
Description  Precision Micropower Shunt Voltage Reference
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NSC [National Semiconductor (TI)]
Site Internet  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM4040 Fiches technique(HTML) 22 Page - National Semiconductor (TI)

Back Button LM4040_05 Datasheet HTML 18Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 19Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 20Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 21Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 22Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 23Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 24Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 25Page - National Semiconductor (TI) LM4040_05 Datasheet HTML 26Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
Electrical Characteristics(Notes)
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax (maximum junction temperature), θJA (junction to
ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is PDmax =(TJmax −TA)/θJA or the
number given in the Absolute Maximum Ratings, whichever is lower. For the LM4040, TJmax = 125˚C, and the typical thermal resistance (θJA), when board mounted,
is 326˚C/W for the SOT-23 package, and 180˚C/W with 0.4" lead length and 170˚C/W with 0.125" lead length for the TO-92 package and 415˚C/W for the SC70
Package.
Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 k
Ω resistor into each pin. The machine model is a 200 pF capacitor discharged
directly into each pin.
Note 4: Typicals are at TJ = 25˚C and represent most likely parametric norm.
Note 5: Limits are 100% production tested at 25˚C. Limits over temperature are guaranteed through correlation using Statistical Quality Control (SQC) methods.
The limits are used to calculate National’s AOQL.
Note 6: The boldface (over-temperature) limit for Reverse Breakdown Voltage Tolerance is defined as the room temperature Reverse Breakdown Voltage Tolerance
±[(
∆VR/∆T)(max∆T)(VR)]. Where, ∆VR/∆T is the VR temperature coefficient, max∆T is the maximum difference in temperature from the reference point of 25˚C to
T MIN or TMAX, and VR is the reverse breakdown voltage. The total over-temperature tolerance for the different grades in the industrial temperature range where
max
∆T = 65˚C is shown below:
A-grade: ±0.75% = ±0.1% ±100 ppm/˚C x 65˚C
B-grade: ±0.85% = ±0.2% ±100 ppm/˚C x 65˚C
C-grade: ±1.15% = ±0.5% ±100 ppm/˚C x 65˚C
D-grade: ±1.98% = ±1.0% ±150 ppm/˚C x 65˚C
E-grade: ±2.98% = ±2.0% ±150 ppm/˚C x 65˚C
The total over-temperature tolerance for the different grades in the exteded temperature range where max
∆T = 100 ˚C is shown below:
C-grade: ±1.5% = ±0.5% ±100 ppm/˚C x 100˚C
D-grade: ±2.5% = ±1.0% ±150 ppm/˚C x 100˚C
E-grade: ±3.5% = ±2.0% ±150 ppm/˚C x 100˚C
Therefore, as an example, the A-grade LM4040-2.5 has an over-temperature Reverse Breakdown Voltage tolerance of ±2.5V x 0.75% = ±19 mV.
Note 7: Load regulation is measured on pulse basis from no load to the specified load current. Output changes due to die temperature change must be taken into
account separately.
Note 8: Thermal hysteresis is defined as the difference in voltage measured at +25˚C after cycling to temperature -40˚C and the 25˚C measurement after cycling
to temperature +125˚C.
www.national.com
22


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn