Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CD74HC75PWE4 Fiches technique(PDF) 4 Page - Texas Instruments

No de pièce CD74HC75PWE4
Description  Dual 2-Bit Bistable Transparent Latch
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

CD74HC75PWE4 Fiches technique(HTML) 4 Page - Texas Instruments

  CD74HC75PWE4 Datasheet HTML 1Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 2Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 3Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 4Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 5Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 6Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 7Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 8Page - Texas Instruments CD74HC75PWE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
4
Quiescent Device
Current
ICC
VCC or
GND
0
6
-
-
4
-
40
-
80
µA
HCT TYPES
High Level Input
Voltage
VIH
-
-
4.5 to
5.5
2-
-
2
-
2
-
V
Low Level Input
Voltage
VIL
-
-
4.5 to
5.5
-
-
0.8
-
0.8
-
0.8
V
High Level Output
Voltage
CMOS Loads
VOH
VIH or
VIL
- 0.02
4.5
4.4
-
-
4.4
-
4.4
-
V
High Level Output
Voltage
TTL Loads
-4
4.5
3.98
-
-
3.84
-
3.7
-
V
Low Level Output
Voltage CMOS Loads
VOL
VIH or
VIL
0.02
4.5
-
-
0.1
-
0.1
-
0.1
V
Low Level Output
Voltage
TTL Loads
4
4.5
-
-
0.26
-
0.33
-
0.4
V
Input Leakage
Current
II
VCC
and
GND
-
5.5
-
±0.1
-
±1-
±1
µA
Quiescent Device
Current
ICC
VCC or
GND
0
5.5
-
-
4
-
40
-
80
µA
Additional Quiescent
Device Current Per
Input Pin: 1 Unit Load
∆ICC
(Note 2)
VCC
- 2.1
-
4.5 to
5.5
-
100
360
-
450
-
490
µA
NOTE:
2. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
DC Electrical Specifications (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC (V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
VI (V)
IO (mA)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HCT Input Loading Table
INPUT
UNIT LOADS
D0, D1
0.8
1E, 2E
1.2
NOTE: Unit Load is
∆ICC limit specified in DC Electrical Specifica-
tions table, e.g., 360
µA max at 25oC.
Prerequisite For Switching Specifications
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HC TYPES
Pulse Width Enable Input
tW
-
2
80
-
-
100
-
120
-
ns
4.5
16
-
-
20
-
24
-
ns
6
14
-
-
17
-
20
-
ns
Setup Time D to Enable
tSU
-
2
60
-
-
75
-
90
-
ns
4.5
12
-
-
15
-
18
-
ns
6
10
-
-
13
-
15
-
ns
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75


Numéro de pièce similaire - CD74HC75PWE4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CD74HC75PWE4 TI-CD74HC75PWE4 Datasheet
348Kb / 15P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD74HC75PWE4 TI-CD74HC75PWE4 Datasheet
430Kb / 19P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
More results

Description similaire - CD74HC75PWE4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CD74HC75 TI-CD74HC75 Datasheet
56Kb / 8P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD54HC75 TI-CD54HC75 Datasheet
348Kb / 15P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD54HC75 TI-CD54HC75_07 Datasheet
430Kb / 19P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
logo
Intersil Corporation
HCTS75MS INTERSIL-HCTS75MS Datasheet
136Kb / 9P
   Radiation Hardened Dual 2-Bit Bistable Transparent Latch
September 1995
logo
NXP Semiconductors
74HC75 PHILIPS-74HC75 Datasheet
57Kb / 7P
   Quad bistable transparent latch
December 1990
logo
Hitachi Semiconductor
HD74HC77 HITACHI-HD74HC77 Datasheet
48Kb / 9P
   4-bit Bistable Latch
logo
Renesas Technology Corp
HD74HC77 RENESAS-HD74HC77 Datasheet
96Kb / 7P
   4-bit Bistable Latch
logo
IK Semicon Co., Ltd
IN74HC75A IKSEMICON-IN74HC75A Datasheet
218Kb / 6P
   Dual 2-Bit Transparent Latch High-Performance Silicon-Gate CMOS
logo
Integral Corp.
IN74HC75A INTEGRAL-IN74HC75A Datasheet
214Kb / 6P
   Dual 2-Bit Transparent Latch High-Performance Silicon-Gate CMOS
logo
System Logic Semiconduc...
SL74HC75 SLS-SL74HC75 Datasheet
45Kb / 5P
   Dual 2-Bit Transparent Latch(High-Performance Silicon-Gate CMOS)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com