Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADV7403 Fiches technique(PDF) 11 Page - Analog Devices

No de pièce ADV7403
Description  12-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADV7403 Fiches technique(HTML) 11 Page - Analog Devices

Back Button ADV7403 Datasheet HTML 7Page - Analog Devices ADV7403 Datasheet HTML 8Page - Analog Devices ADV7403 Datasheet HTML 9Page - Analog Devices ADV7403 Datasheet HTML 10Page - Analog Devices ADV7403 Datasheet HTML 11Page - Analog Devices ADV7403 Datasheet HTML 12Page - Analog Devices ADV7403 Datasheet HTML 13Page - Analog Devices ADV7403 Datasheet HTML 14Page - Analog Devices ADV7403 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
ADV7403
Rev. SpA | Page 11 of 24
Pin No.
Mnemonic
Type
Function
3
INT
O
Interrupt. This pin can be active low or active high. When SDP/CP status bits change,
this pin triggers. The set of events that triggers an interrupt is under user control.
4
HS/CS
O
HS is a Horizontal Synchronization Output Signal (SDP and CP modes). CS is a Digital
Composite Synchronization Signal (and can be selected while in CP mode).
99
VS
O
Vertical Synchronization Output Signal (SDP and CP modes).
98
FIELD/DE
O
FIELD is a Field Synchronization Output Signal (all interlaced video modes). This
pin also can be enabled as a Data Enable signal (DE) in CP mode to allow direct
connection to a HDMI/DVI Tx IC.
81, 19
SDA1, SDA2
I/O
I2C Port Serial Data Input/Output Pins. SDA1 is the data line for the control port, and
SDA2 is the data line for the VBI readback port.
82, 16
SCLK1, SCLK2
I
I2C Port Serial Clock Input (max clock rate of 400 kHz). SCLK1 is the clock line for the
Control port and SCLK2 is the clock line for the VBI data readback port.
80
ALSB
I
This pin selects the I2C address for the ADV7403 control and VBI readback ports. ALSB
set to Logic 0 sets the address for a write to control port of 0x40 and the readback
address for the VBI port of 0x21. ALSB set to a logic high sets the address for a write to
control port of 0x42 and the readback address for the VBI port of 0x23.
78
RESET
I
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required
to reset the ADV7403 circuitry.
36
LLC1
O
LLC1 is a line-locked output clock for the pixel data (range is 12.825 MHz to 140 MHz
for ADV7403KSTZ-140; 12.825 MHz to 110 MHz for ADV7403BSTZ-110.
38
XTAL
I
Input Pin for 28.63636 MHz crystal, or can be overdriven by an external 3.3 V,
28.63636 MHz clock oscillator source to clock the ADV7403.
37
XTAL1
O
This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an
external 3.3 V 28.63636 MHz clock oscillator source is used to clock the ADV7403. In
crystal mode the crystal must be a fundamental crystal.
46
ELPF
O
The recommend external loop filter must be connected to this ELPF pin.
70
TEST0
NC
This pin should be left unconnected or alternaltely tie to AGND.
59
TEST1
O
This pin should be left unconnected.
15
SFL/SYNC_OUT
O
Subcarrier Frequency Lock (SFL). This pin contains a serial output stream, which can
be used to lock the subcarrier frequency when this decoder is connected to any
Analog Devices digital video encoder. SYNC_OUT is the sliced sync output signal
available only in CP mode.
64
REFOUT
O
Internal Voltage Reference Output.
65
CML
O
Common-Mode Level Pin (CML) for the internal ADCs.
61, 62
CAPY1, CAPY2
I
ADC Capacitor Network.
68, 69
CAPC1, CAPC2
I
ADC Capacitor Network.
67
BIAS
O
External Bias Setting Pin. Connect the recommended resistor (1.35 kΩ) between pin
and ground.
86
HS_IN/CS_IN
I
Can be configured in CP mode to be either a digital HS input signal or a digital CS
input signal used to extract timing in a 5-wire or 4-wire RGB mode.
85
VS_IN
I
VS Input Signal. Used in CP mode for 5-wire timing mode.
79
DE_IN
I
Data Enable Input Signal. Used in 24-bit digital input port mode (for example,
processing 24-bit RGB data from a DVI Rx IC).
35
DCLK_IN
I
Clock Input Signal. Used in 24-bit digital input mode (for example, processing 24-bit
RGB data from a DVI Rx IC) and also in digital CVBS input mode.
52
SOG
I
Sync on Green Input. Used in embedded sync mode.
77
SOY
I
Sync on Luma Input. Used in embedded sync mode.


Numéro de pièce similaire - ADV7403

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
ADV7403 AD-ADV7403_15 Datasheet
363Kb / 20P
   12-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
More results

Description similaire - ADV7403

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
ADV7403 AD-ADV7403_15 Datasheet
363Kb / 20P
   12-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7401 AD-ADV7401 Datasheet
419Kb / 20P
   10-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
Rev. SpA
ADV7401BSTZ-110 AD-ADV7401BSTZ-110 Datasheet
402Kb / 20P
   10-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
REV. B
ADV7401 AD-ADV7401_15 Datasheet
402Kb / 20P
   10-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400A AD-ADV7400A Datasheet
767Kb / 16P
   10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
REV. A
ADV7181C AD-ADV7181C Datasheet
475Kb / 20P
   10-Bit, Integrated, Multiformat SDTV Video Decoder and RGB Graphics Digitizer
REV. 0
ADV7441A AD-ADV7441A Datasheet
668Kb / 28P
   10-Bit Integrated, Multiformat SDTV/HDTV Video Decoder, RGB Graphics Digitizer, and 2:1 Multiplexed HDMI/DVI Interface
Rev. B
AD9388A AD-AD9388A Datasheet
638Kb / 28P
   10-Bit Integrated, Multiformat, HDTV Video Decoder, RGB Graphics Digitizer, and 2:1 Multiplexed HDMI/DVI Interface
REV. B
ADV7181 AD-ADV7181_15 Datasheet
833Kb / 104P
   Multiformat SDTV Video Decoder
Rev. B
ADV7189B AD-ADV7189B Datasheet
880Kb / 104P
   Multiformat SDTV Video Decoder
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com