Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CY7B9950 Fiches technique(PDF) 3 Page - Cypress Semiconductor

No de pièce CY7B9950
Description  2.5/3.3V, 200-MHz High-Speed Multi-Phase PLL Clock Buffer
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CYPRESS [Cypress Semiconductor]
Site Internet  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7B9950 Fiches technique(HTML) 3 Page - Cypress Semiconductor

  CY7B9950_06 Datasheet HTML 1Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 2Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 3Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 4Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 5Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 6Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 7Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 8Page - Cypress Semiconductor CY7B9950_06 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
RoboClock®
CY7B9950
Document #: 38-07338 Rev. *C
Page 3 of 10
In addition to determining whether the outputs synchronize to
the rising or the falling edge of the reference signal, the 3-level
PE/HD pin controls the output buffer drive strength as
indicated in Table 6.
The CY7B9950 features split power supply buses for Banks 1
and 2, Bank 3 and Bank 4, which enables the user to obtain
both 3.3V and 2.5V output signals from one device. The core
power supply (VDD) must be set a level that is equal or higher
than on any one of the output power supplies.
Governing Agencies
The following agencies provide specifications that apply to the
CY7B9950. The agency name and relevant specification is
listed below.
Notes:
5. LL disables outputs if TEST = MID and sOE# = HIGH.
6. When 4Q[0:1] are set to run inverted (HH mode), sOE# disables these outputs HIGH when PE/HD = HIGH or MID, sOE# disables them LOW when PE/HD = LOW.
7. Please refer to “DC Parameters” section for IOH/IOL specifications.
8. VDDQ1/3/4 must not be set at a level higher than that of VDD. They can be set at different levels from each other, e.g., VDD = 3.3V, VDDQ1 = 3.3V, VDDQ3 = 2.5V
and VDDQ4 = 2.5V.
Table 4. MF Calculation
FS
MF
fNOM at which tU is 1.0 ns(MHz)
L
32
31.25
M16
62.5
H8
125
Table 5. Output Skew Settings
nF[1:0]
Skew (1Q[0:1],2Q[0:1])
Skew (3Q[0:1])
Skew (4Q[0:1])
LL[5]
–4tU
Divide By 2
Divide By 2
LM
–3tU
–6tU
v6tU
LH
–2tU
–4tU
–4tU
ML
–1tU
–2tU
v2tU
MM
Zero Skew
Zero Skew
Zero Skew
MH
+1tU
+2tU
+2tU
HL
+2tU
+4tU
+4tU
HM
+3tU
+6tU
+6tU
HH
+4tU
Divide By 4
Inverted[6]
Table 6. PE/HD Settings
PE/HD
Synchronization
Output Drive Strength[7]
L
Negative
Low Drive
M
Positive
High Drive
H
Positive
Low Drive
Table 7. Power Supply Constraints
VDD
VDDQ1
[8]
VDDQ3
[8]
VDDQ4
[8]
3.3V
3.3V or 2.5V
3.3V or 2.5V
3.3V or 2.5V
2.5V
2.5V
2.5V
2.5V
Table 8.
Agency Name
Specification
JEDEC
JESD 51 (Theta JA)
JESD 65 (Skew, Jitter)
IEEE
1596.3 (Jitter Specs)
UL-194_V0
94 (Moisture Grading)
MIL
883E Method 1012.1 (Therma Theta JC)
[+] Feedback
[+] Feedback


Numéro de pièce similaire - CY7B9950_06

FabricantNo de pièceFiches techniqueDescription
logo
Cypress Semiconductor
CY7B9950 CYPRESS-CY7B9950_07 Datasheet
331Kb / 12P
   2.5/3.3V, 200 MHz High-Speed Multi-Phase PLL Clock Buffer
More results

Description similaire - CY7B9950_06

FabricantNo de pièceFiches techniqueDescription
logo
Cypress Semiconductor
CY7B995 CYPRESS-CY7B995_07 Datasheet
383Kb / 13P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950_07 Datasheet
331Kb / 12P
   2.5/3.3V, 200 MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950 Datasheet
170Kb / 9P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B995 CYPRESS-CY7B995 Datasheet
296Kb / 11P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B995 CYPRESS-CY7B995_11 Datasheet
538Kb / 17P
   2.5/3.3 V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V Datasheet
110Kb / 10P
   High-speed Multi-phase PLL Clock Buffer
CY7B994V CYPRESS-CY7B994V Datasheet
292Kb / 14P
   High-Speed Multi-Phase PLL Clock Buffer
CY7B993V CYPRESS-CY7B993V_11 Datasheet
586Kb / 18P
   High Speed Multi Phase PLL Clock Buffer
CY7B993V CYPRESS-CY7B993V_05 Datasheet
391Kb / 15P
   High-speed Multi-phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V_07 Datasheet
261Kb / 11P
   High Speed Multi-phase PLL Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com