CS5101A-BL8Z datasheet(9/39 Pages) CIRRUS

No de pièce	CS5101A-BL8Z

Description	16-bit, 100 kSps / 20 kSps A/D Converters

Download	39 Pages

Scroll/Zoom	100%

Fabricant	CIRRUS [Cirrus Logic]

Site Internet	http://www.cirrus.com

Logo

9 / 39 page

CS5101A CS5102A

DS45F6

9

SWITCHING CHARACTERISTICS, CS5102A

(TA = TMIN to TMAX; VA+, VD+ = 5V ±10%; VA-, VD- = -5V ±10%; Inputs: Logic 0 = 0V, Logic 1 = VD+; CL = 50 pF).

Notes: 22. Minimum CLKIN period is 0.625 ms in FRN mode (20 kSps).

23. External loading capacitors are required to allow the crystal to oscillate. Maximum crystal frequency is 1.6 MHz in

FRN mode (20 kSps).

24. With a 2.0 MHz crystal, two 33 pF loading capacitors and a 10 M

Ω parallel resistor (see Figure 9).

25. These timings are for FRN mode.

26. SSH only works correctly if

HOLD falling edge is within +15 to +30 ns of CH1/2 edge or if CH1/2 edge occurs after

HOLD rises to 64tclk after HOLD has fallen. These timings are for PDT and RBT modes.

27. When

HOLD goes low, the analog sample is captured immediately. To start conversion, HOLD must be latched

by a falling edge of CLLKIN. Conversion will begin on the next rising edge of CLKIN after

HOLD is latched. If HOLD

is operated synchronous to CLKIN, the

HOLD pulse width may be as narrow as 150 ns for all CLKIN frequencies

if CLKIN falls 55 ns after

HOLD falls. This ensures that the HOLD pulse will meet the minimum specification for thcf.

Parameter

Symbol

Min

Typ

Max

Unit

CLKIN Period

(Note 22)

tclk

0.5

-

10

µs

CLKIN Low Time

tclkl

200

-

ns

CLKIN High Time

tclkh

200

-

ns

Crystal Frequency

(Note 22, Note 23)

fxtal

0.9

1.6

2.0

MHz

SLEEP Rising to Oscillator Stable

(Note 24)

-

20

-

ms

RST Pulse Width

trst

150

-

ns

RST to STBY falling

tdrrs

-100

-

ns

RST Rising to STBY Rising

tcal

-

2,882,040

-

tclk

CH1/2 Edge to TRK1, TRK2 Rising

(Note 25)

tdrsh1

-80

-

ns

CH1/2 Edge to TRK1, TRK2 Falling

(Note 25)

tdfsh4

--

68tclk+260 ns

HOLD to SSH Falling

(Note 26)

tdfsh2

-60

-

ns

HOLD to TRK1, TRK2 Falling

(Note 26)

tdfsh1

66tclk

-68tclk+260 ns

HOLD to TRK1, TRK2, SSH Rising

(Note 26)

tdrsh

-120

-

ns

HOLD Pulse Width

(Note 27)

thold

1tclk+20

-

63tclk

ns

HOLD to CH1/2 Edge

(Note 26)

tdhlri

15

-

64tclk

ns

HOLD Falling to CLKIN Falling

(Note 27)

thcf

55

-

1tclk+10

ns

Numéro de pièce similaire - CS5101A-BL8Z

Fabricant	No de pièce	Fiches technique	Description
Cirrus Logic	CS5101A-BL8	466Kb / 40P	16-Bit, 100kHz/ 20kHz A/D Converters

More results

Description similaire - CS5101A-BL8Z

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	AD976ARZ	183Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976ABRSZ	164Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976ANZ	183Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976	183Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976ABRZ	183Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976AANZ	164Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976ABRSZ	164Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976CNZ	164Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976BRSZ	164Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C
	AD976ARZRL	183Kb / 16P	16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters REV. C

More results

CS5101A-BL8Z Fiches technique(PDF) 9 Page - Cirrus Logic

CS5101A-BL8Z Fiches technique(HTML) 9 Page - Cirrus Logic

Numéro de pièce similaire - CS5101A-BL8Z

Description similaire - CS5101A-BL8Z

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Fiches technique Télécharger

Lien URL