Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD5025BRUZ-REEL7 Datasheet(Fiches technique) 1 Page - Analog Devices

Numéro de pièce AD5025BRUZ-REEL7
Description  Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Télécharger  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5025BRUZ-REEL7 Datasheet(HTML) 1 Page - Analog Devices

  AD5025BRUZ-REEL7 Datasheet HTML 1Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 2Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 3Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 4Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 5Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 6Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 7Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 8Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 33 page
background image
Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface
2.7 V to 5.5 V in a TSSOP
Preliminary Technical Data
AD5025/45/65
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2007 Analog Devices, Inc. All rights reserved.
FEATURES
Low power Dual 12-/14-/16 bit DAC, ± 1LSB INL
Individual Voltage reference pins
Rail-to-rail operation
2.7 V to 5.5 V power supply
Power-on reset to zero scale or midscale
Power down to 400 nA @ 5 V, 200 nA @ 3 V
3 power-down functions
Per channel power-down
Low glitch upon power up
Hardware Power Down lock Out Capability
Hardware LDAC with LDAC override function
CLR Function to programmable code
SDO daisy-chaining option
14 lead TSSOP
APPLICATIONS
Process control
Data acquisition systems
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators
Functional Block Diagrams
INTERFACE
LOGIC
SCLK
SYNC
DIN
CLR
INPUT
REGISTER
INPUT
REGISTER
DAC
REGISTER
DAC
REGISTER
VDD
GND
POWER-ON
RESET
DAC A
DAC B
BUFFER
BUFFER
VREFA
POWER-DOWN
LOGIC
VOUTA
VOUTB
AD5025/AD5045R/AD5065
LDAC
LDAC
POR
SDO
VREFB
PDL
Figure 1.AD5025/45/65
Table 1. Related Devices
Part No.
Description
AD5666
Quad,16-bit buffered D/A,16 LSB INL, TSSOP
AD5066
Quad,16-bit unbuffered D/A,1 LSB INL, TSSOP
AD5064/44/24
Quad 16-bit nanoDAC, 1 LSB INL, TSSOP
AD5063/62
16-bit nanoDAC, 1 LSB INL, MSOP
AD5061
16-/14bit nanoDAC, 4 LSB INL, SOT-23
AD5060/40
16-/14bit nanoDAC, 1 LSB INL, SOT-23
GENERAL DESCRIPTION
The AD5025/45/65 are low power, dual 12-/14-/16-bit buffered
voltage-out DACs offering relative accuracy specs of 1 LSB INL
with individual reference pins and can operate from a single 2.7
V to 5.5 V supply. The AD5025/45/65 64 parts also offer a
differential accuracy specification of ±1 LSB. The parts use a
versatile 3-wire, low power Schmitt trigger serial interface that
operates at clock rates up to 50 MHz and is compatible with
standard SPI®, QSPI™, MICROWIRE™, and DSP interface
standards. The reference for the AD5025/45 and AD5065 are
supplied from an external pin. A reference buffer is also
provided on-chip. The AD5025/45/64 incorporates a power-on
reset circuit that ensures the DAC output powers up zero scale
or midscale and remains there until a valid write takes place to
the device. The AD5025/45/65 contain a power-down feature
that reduces the current consumption of the device to typically
330 nA at 5 V and provides software selectable output loads
while in power-down mode. The parts are put into power-down
mode over the serial interface. Total unadjusted error for the
parts is <2 mV.
Both parts exhibit very low glitch on power-up. The outputs of
all DACs can be updated simultaneously using the LDAC
function, with the added functionality of user-selectable DAC
channels to simultaneously update. There is also an
asynchronous CLR that clears all DACs to a software-selectable
code—0 V, midscale, or full scale. The Part also features a power
down lockout pin PDL, which can be used to prevent the DAC
from entering power down under any circumstances over the
serial interface.
PRODUCT HIGHLIGHTS
1.
Dual channel available in 14-lead TSSOP package with
individual Voltage reference pins.
2.
12-/14-/-16 bit accurate, 1 LSB INL.
3.
Low glitch on power-up.
4.
High speed serial interface with clock speeds up to 50 MHz.
5.
Three power-down modes available to the user.
6.
Reset to known output voltage (zero scale or midscale).
7.
Power Down lockout capability.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn