Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD5025BRUZ-REEL7 Datasheet(Fiches technique) 3 Page - Analog Devices

Numéro de pièce AD5025BRUZ-REEL7
Description  Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Télécharger  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5025BRUZ-REEL7 Datasheet(HTML) 3 Page - Analog Devices

  AD5025BRUZ-REEL7 Datenblatt HTML 1Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 2Page - Analog Devices AD5025BRUZ-REEL7 Datasheet HTML 3Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 4Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 5Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 6Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 7Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 8Page - Analog Devices AD5025BRUZ-REEL7 Datenblatt HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 33 page
background image
Preliminary Technical Data
AD5025/45/65
SPECIFICATIONS
VDD = 2.7 V to 5.5 V, RL = 2 kΩ to GND, CL = 200 pF to GND, 2.2V ≤VREFIN ≤. VDD unless otherwise specified. All specifications TMIN to
TMAX, unless otherwise noted.
Table 2.
Parameter
Min
B Grade1
Typ
Max
Unit
Conditions/Comments
STATIC PERFORMANCE2
Resolution
16
Bits
AD5065
14
AD5045
12
AD5025
Relative Accuracy
0.5
±1
LSB
AD5065
TA = -40°C to +105°C
0.5
±1.5
AD5065
TA = -40°C to +125°C
0.5
±1
LSB
AD5045
TA = -40°C to +105°C
0.5
±1.5
AD5045
TA = -40°C to +125°C
0.5
±1
LSB
AD5025
TA = -40°C to +105°C
0.5
±1.5
AD5025
TA = -40°C to +125°C
Differential Nonlinearity
±1
LSB
AD5065/45/25: Guaranteed monotonic by design
Total Unadjusted Error Tue
0.2
±2
mV
AD5065/45/25
TA = -40°C to +105°C
0.2
±2
mV
AD5065/45/25
TA = -40°C to +125°C
Offset Error
1
9
mV
All 0s loaded to DAC register
Offset Error Drift
±2
μV/°C
Full-Scale Error
−0.2
−1
% FSR
All 1s loaded to DAC register
Gain Error
±1
% FSR
Gain Temperature Coefficient
±2.5
ppm
Of FSR/°C
DC Power Supply Rejection
Ratio
–80
dB
VDD ± 10%
DC Crosstalk
0.5
LSB
Due to single-channel full-scale output change,
RL = 2 kΩ to GND or VDD
0.5
LSB/m
A
Due to load current change
0.5
LSB
Due to powering down (per channel)
OUTPUT CHARACTERISTICS3
Output Voltage Range
0
VDD
V
Capacitive Load Stability
1
pF
RL = 2 kΩ, RL = 100 kΩ and RL = ∞
DC Output Impedance
0.5
Ω
(Normal mode)
DC Output Impedance
DAC in Power Down mode
(output connected to 100kΩ
100
Output impedance tolerance ± 20Ω
network)
(output connected to 1kΩ
1
Output impedance tolerance ± 400Ω
network)
Short-Circuit Current
60
mA
DAC = full scale, o/p shorted to Gnd
45
mA
DAC = zero scale, o/p shorted to VDD
Power-Up Time
4.5
μs
Coming out of power-down mode VDD = 5 V
DC PSRR
-92
dB
VDD±10%, DAC = full scale
Wideband SFDR
-67
dB
Output frequency = 10Khz
REFERENCE INPUTS
Reference Input Range
2.2
VDD
V
Reference Current
30
50
μA
Per DAC channel VREF = VDD = 5.5 V
Reference Input Impedance
120
Per DAC channel
LOGIC INPUTS3
Input Current4
±3
μA
All digital inputs
Rev. PrB | Page 3 of 3
3


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn