Moteur de recherche de fiches techniques de composants électroniques |
|
TDA8351AQ Fiches technique(PDF) 4 Page - NXP Semiconductors |
|
TDA8351AQ Fiches technique(HTML) 4 Page - NXP Semiconductors |
4 / 16 page 1999 Sep 27 4 Philips Semiconductors Product specification DC-coupled vertical deflection output circuit TDA8351AQ PINNING FUNCTIONAL DESCRIPTION The vertical driver circuit is a bridge configuration. The deflection coil is connected between the output amplifiers, which are driven in opposite phase. An external resistor (RM) connected in series with the deflection coil provides internal feedback information. The differential input circuit is voltage driven. The input circuit has been adapted to enable it to be used with the TDA9150, TDA9151B, TDA9160A, TDA9162, TDA8366 and TDA8367 which deliver symmetrical current signals. An external resistor (RCON) connected between the differential input determines the output current through the deflection coil. The relationship between the differential input current and the output current is defined by: Idiff × RCON =Icoil × RM. The output current is adjustable from 0.5 A (p-p) to 3 A (p-p) by varying RM. The maximum input differential voltage is 1.8 V. In the application it is recommended that Vdiff = 1.5 V (typ). This is recommended because of the spread of input current and the spread in the value of RCON. The flyback voltage is determined by an additional supply voltage VFB. The principle of operating with two supply voltages (class G) makes it possible to fix the supply voltage VP optimum for the scan voltage and the second supply voltage VFB optimum for the flyback voltage. Using this method, very high efficiency is achieved. The supply voltage VFB is almost totally available as flyback voltage across the coil, this being possible due to the absence of a decoupling capacitor (not necessary, due to the bridge configuration). Built-in protections are: • thermal protection • short-circuit protection of the output pins (pins 5 and 9) • short-circuit protection of the output pins to VP. A guard circuit VO(guard) is provided. The guard circuit is activated at the following conditions: • during flyback • during short-circuit of the coil and during short-circuit of the output pins (pins 5 and 9) to VP or ground • during open loop • when the thermal protection is activated. This signal can be used for blanking the picture tube screen. SYMBOL PIN DESCRIPTION Idrive(pos) 1 input power-stage (positive); includes II(sb) signal bias Idrive(neg) 2 input power-stage (negative); includes II(sb) signal bias VI(fb) 3 input feedback voltage VP 4 supply voltage VO(B) 5 output voltage B n.c. 6 not connected GND 7 ground VFB 8 input flyback supply voltage VO(A) 9 output voltage A VO(guard) 10 guard output voltage n.c. 11 not connected n.c. 12 not connected n.c. 13 not connected Fig.2 Pin configuration. The die has been glued to the metal block of the package. If the metal block is not insulated from the heat sink, the heat sink may only be connected directly to pin 7. handbook, halfpage TDA8351A MGC056 1 2 3 4 5 6 7 8 9 10 11 12 13 I drive(pos) VFB VO(guard) VI(fb) VO(B) VO(A) Vp n.c. n.c. n.c. n.c. GND I drive(neg) |
Numéro de pièce similaire - TDA8351AQ |
|
Description similaire - TDA8351AQ |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |