Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

LTC1408 Datasheet(Fiches technique) 4 Page - Linear Technology

Numéro de pièce LTC1408
Description  Channel, 14-Bit, 600ksps Simultaneous Sampling ADC with Shutdown
Télécharger  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  LINER [Linear Technology]
Site Internet  http://www.linear.com
Logo LINER - Linear Technology

LTC1408 Datasheet(HTML) 4 Page - Linear Technology

  LTC1408 Datenblatt HTML 1Page - Linear Technology LTC1408 Datenblatt HTML 2Page - Linear Technology LTC1408 Datenblatt HTML 3Page - Linear Technology LTC1408 Datasheet HTML 4Page - Linear Technology LTC1408 Datenblatt HTML 5Page - Linear Technology LTC1408 Datenblatt HTML 6Page - Linear Technology LTC1408 Datenblatt HTML 7Page - Linear Technology LTC1408 Datenblatt HTML 8Page - Linear Technology LTC1408 Datenblatt HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
4
LTC1408
1408fa
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fSAMPLE(MAX)
Maximum Sampling Frequency per Channel
100
kHz
(Conversion Rate)
tTHROUGHPUT
Minimum Sampling Period (Conversion + Acquisiton Period)
667
ns
tSCK
Clock Period
(Note 16)
100
10000
ns
tCONV
Conversion Time
(Notes 6, 17)
96
SCLK cycles
t1
Minimum Positive or Negative SCLK Pulse Width
(Note 6)
2
ns
t2
CONV to SCK Setup Time
(Notes 6, 10)
3
10000
ns
t3
SCK Before CONV
(Note 6)
0
ns
t4
Minimum Positive or Negative CONV Pulse Width
(Note 6)
4
ns
t5
SCK to Sample Mode
(Note 6)
4
ns
t6
CONV to Hold Mode
(Notes 6, 11)
1.2
ns
t7
96th SCK
↑ to CONV↑ Interval (Affects Acquisition Period)
(Notes 6, 7, 13)
45
ns
t8
Minimum Delay from SCK to Valid Bits 0 Through 11
(Notes 6, 12)
8
ns
t9
SCK to Hi-Z at SDO
(Notes 6, 12)
6
ns
t10
Previous SDO Bit Remains Valid After SCK
(Notes 6, 12)
2
ns
t11
VREF Settling Time After Sleep-to-Wake Transition
(Notes 6, 14)
2
ms
The
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. With internal reference, VDD = VCC= 3V.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VDD, VCC
Supply Voltage
2.7
3.6
V
IDD + ICC
Supply Current
Active Mode, fSAMPLE = 600ksps
57
mA
Nap Mode
1.1
1.9
mA
Sleep Mode
2.0
15
µA
PD
Power Dissipation
Active Mode with SCK, fSAMPLE = 600ksps
15
mW
POWER REQUIRE E TS
The
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. VDD = 3V.
TI I G CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliabilty and lifetime.
Note 2: All voltage values are with respect to ground GND.
Note 3: When these pins are taken below GND or above VDD, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below GND or greater than VDD without latchup.
Note 4: Offset and range specifications apply for a single-ended CH0+
CH5+ input with CH0– CH5grounded and using the internal 2.5V
reference.
Note 5: Integral linearity is tested with an external 2.55V reference and is
defined as the deviation of a code from the straight line passing through
the actual endpoints of a transfer curve. The deviation is measured from
the center of quantization band. Linearity is tested for CH0 only.
Note 6: Guaranteed by design, not subject to test.
Note 7: Recommended operating conditions.
Note 8: The analog input range is defined for the voltage difference
between CHx+ and CHx, x = 0–5.
Note 9: The absolute voltage at CHx+ and CHxmust be within this range.
Note 10: If less than 3ns is allowed, the output data will appear one clock
cycle later. It is best for CONV to rise half a clock before SCK, when
running the clock at rated speed.
Note 11: Not the same as aperture delay. Aperture delay (1ns) is the
difference between the 2.2ns delay through the sample-and-hold and the
1.2ns CONV to Hold mode delay.
Note 12: The rising edge of SCK is guaranteed to catch the data coming
out into a storage latch.
Note 13: The time period for acquiring the input signal is started by the
96th rising clock and it is ended by the rising edge of CONV.
Note 14: The internal reference settles in 2ms after it wakes up from Sleep
mode with one or more cycles at SCK and a 10
µF capacitive load.
Note 15: The full power bandwidth is the frequency where the output code
swing drops by 3dB with a 2.5VP-P input sine wave.
Note 16: Maximum clock period guarantees analog performance during
conversion. Output data can be read with an arbitrarily long clock period.
Note 17: The conversion process takes 16 clocks for each channel that is
enabled, up to 96 clocks for all 6 channels.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn