Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CD54HC109 Fiches technique(PDF) 6 Page - Texas Instruments

No de pièce CD54HC109
Description  Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

CD54HC109 Fiches technique(HTML) 6 Page - Texas Instruments

Back Button CD54HC109_07 Datasheet HTML 2Page - Texas Instruments CD54HC109_07 Datasheet HTML 3Page - Texas Instruments CD54HC109_07 Datasheet HTML 4Page - Texas Instruments CD54HC109_07 Datasheet HTML 5Page - Texas Instruments CD54HC109_07 Datasheet HTML 6Page - Texas Instruments CD54HC109_07 Datasheet HTML 7Page - Texas Instruments CD54HC109_07 Datasheet HTML 8Page - Texas Instruments CD54HC109_07 Datasheet HTML 9Page - Texas Instruments CD54HC109_07 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
6
Propagation Delay,
R
→ Q
tPLH, tPHL CL = 50pF
2
-
-
185
-
230
-
280
ns
CL = 50pF
4.5
-
-
37
-
46
-
56
ns
CL = 15pF
5
-
15
-
----
ns
CL = 50pF
6
-
-
31
-
39
-
48
ns
Propagation Delay,
R
→ Q
tPLH, tPHL CL = 50pF
2
-
-
170
-
215
-
255
ns
CL = 50pF
4.5
-
-
34
-
43
-
51
ns
CL = 15pF
5
-
14
-
----
ns
CL = 50pF
6
-
-
29
-
37
-
43
ns
Transition Time
tTLH, tTHL CL = 50pF
2
-
-
75
-
95
-
110
ns
CL = 50pF
4.5
-
-
15
-
19
-
22
ns
CL = 50pF
6
-
-
13
-
16
-
19
ns
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
CP Frequency
fMAX
CL = 15pF
5
-
60
-
----
MHz
Power Dissipation Capacitance
(Notes 4, 5)
CPD
-
5
-
30
-
----
pF
HCT TYPES
Propagation Delay,
CP
→ Q, Q
tPLH, tPHL CL = 50pF
4.5
-
-
40
-
50
-
60
ns
CL = 15pF
5
-
17
-
----
ns
Propagation Delay,
S
→ Q
tPLH, tPHL CL = 50pF
4.5
-
-
30
-
38
-
45
ns
CL = 15pF
5
-
12
-
----
ns
Propagation Delay,
S
→ Q
tPLH, tPHL CL = 50pF
4.5
-
-
45
-
56
-
68
ns
CL = 15pF
5
-
19
-
----
ns
Propagation Delay,
R
→ Q
tPLH, tPHL CL = 50pF
4.5
-
-
45
-
56
-
68
ns
CL = 15pF
5
-
19
-
----
ns
Propagation Delay,
R
→ Q
tPLH, tPHL CL = 50pF
4.5
-
-
37
-
46
-
56
ns
CL = 15pF
5
-
15
-
----
ns
Transition Time (Figure 5)
tTLH, tTHL CL = 50pF
4.5
-
-
15
-
19
-
22
ns
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
CP Frequency
fMAX
CL = 15pF
5
-
54
-
----
MHz
Power Dissipation Capacitance
(Notes 4, 5)
CPD
-
5
-
33
-
----
pF
NOTES:
4. CPD is used to determine the dynamic power consumption, per flip-flop.
5. PD = CPD VCC
2 f
i + Σ CL fo where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC = supply voltage.
Switching Specifications Input tr, tf = 6ns (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
CD54HC109, CD74HC109, CD54HCT109, CD74HCT109


Numéro de pièce similaire - CD54HC109_07

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CD54HC109 TI-CD54HC109_08 Datasheet
454Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
More results

Description similaire - CD54HC109_07

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CD54HC109 TI-CD54HC109 Datasheet
279Kb / 12P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109 TI-CD74HC109 Datasheet
58Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HC109 TI-CD54HC109_08 Datasheet
454Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC112 TI-CD74HC112 Datasheet
55Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112_08 Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI1-CD54HC112_15 Datasheet
757Kb / 20P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112 Datasheet
346Kb / 13P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
SN75C188DRG4 TI1-SN75C188DRG4 Datasheet
765Kb / 20P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
logo
NXP Semiconductors
74ALS109A PHILIPS-74ALS109A Datasheet
93Kb / 9P
   Dual J-K positive edge-triggered flip-flop with set and reset
1991 Feb 08
logo
Integral Corp.
IN74ACT112 INTEGRAL-IN74ACT112 Datasheet
202Kb / 5P
   DUAL J-K FLIP-FLOP WITH SET AND RESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com