Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ISL22449UFV14Z Fiches technique(PDF) 10 Page - Intersil Corporation

No de pièce ISL22449UFV14Z
Description  Quad Digitally Controlled Potentiometer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INTERSIL [Intersil Corporation]
Site Internet  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL22449UFV14Z Fiches technique(HTML) 10 Page - Intersil Corporation

Back Button ISL22449UFV14Z Datasheet HTML 4Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 5Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 6Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 7Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 8Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 9Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 10Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 11Page - Intersil Corporation ISL22449UFV14Z Datasheet HTML 12Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
10
FN6333.2
September 15, 2006
read repeatedly after a non-volatile write to determine if the
write has been completed. It is impossible to write to the
IVRi, WRi or ACR while WIP bit is 1.
SPI Serial Interface
The ISL22449 supports an SPI serial protocol, mode 0. The
device is accessed via the SDI input and SDO output with
data clocked in on the rising edge of SCK, and clocked out
on the falling edge of SCK. CS must be LOW during
communication with the ISL22449. SCK and CS lines are
controlled by the host or master. The ISL22449 operates
only as a slave device.
All communication over the SPI interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
The first byte sent to the ISL22449 from the SPI host is the
Identification Byte. A valid Identification Byte contains 0101
as the four MSBs, with the following four bits set to 0.
TABLE 3. IDENTIFICATION BYTE FORMAT
The next byte sent to the ISL22449 contains the instruction
and register pointer information. The four MSBs are the
instruction and four LSBs are register address (see Table 4).
TABLE 4. IDENTIFICATION BYTE FORMAT
There are only two valid instruction sets:
1011(binary) - is a Read operation
1100(binary) - is a Write operation
Write Operation
A Write operation to the ISL22449 is a three-byte operation.
It requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte
following by Data Byte is sent to SDI pin. The host
terminates the write operation by pulling the CS pin from
LOW to HIGH. For a write to addresses 0000b to 0011b, the
MSB at address 8 (ACR[7]) determines if the Data Byte is to
be written to volatile or both volatile and non-volatile
registers. Refer to “Memory Description” and Figure 12.
Device can receive more than one byte of data by auto
incrementing the address after each received byte. Note
after reaching the address 0110b, the internal pointer “rolls
over” to address 0000b.
The internal non-volatile write cycle starts after rising edge of
CS and takes up to 20ms. Thus, non-volatile registers must
be written individually.
Read Operation
A read operation to the ISL22449 is a three-byte operation. It
requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte
following by “dummy” Data Byte is sent to SDI pin. The SPI
host reads the data from SDO pin on falling edge of SCK.
The host terminates the read operation by pulling the CS pin
from LOW to HIGH (see Figure 13).
The ISL22449 will provide the Data Bytes to the SDO pin as
long as SCK is provided by the host from the registers
indicated by an internal pointer. This pointer initial value is
determined by the register address in the Read operation
instruction, and increments by one during transmission of
each Data Byte. After reaching the memory location 0110b,
the pointer “rolls over” to 0000b, and the device continues to
output the data for each received SCK clock.
In order to read back the non-volatile IVR, it is recommended
that the application reads the ACR first to verify the WIP bit
is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat
its reading sequence again.
FIGURE 12. THREE BYTE WRITE SEQUENCE
01010000
(MSB)
(LSB)
76543210
I3
I2
I1
I0
R3
R2
R1
R0
0
1
0
1
0
0
I3
I2
I1
I0
R3
R2
R1 R0
SCK
SDI
0
D6
D5D4
D3
D2
D1D0
CS
00
0
ISL22449


Numéro de pièce similaire - ISL22449UFV14Z

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
ISL22449UFV14Z INTERSIL-ISL22449UFV14Z Datasheet
403Kb / 13P
   Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only
logo
Renesas Technology Corp
ISL22449UFV14Z RENESAS-ISL22449UFV14Z Datasheet
837Kb / 13P
   Quad Digitally Controlled Potentiometer (XDCP™) Low Noise, Low Power, SPI® Bus, 128 Taps, Wiper Only
July 17, 2009
More results

Description similaire - ISL22449UFV14Z

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
X9252YV24IZ-2.7 INTERSIL-X9252YV24IZ-2.7 Datasheet
445Kb / 19P
   Quad Digitally-Controlled Potentiometer
July 24, 2014
ISL22343 INTERSIL-ISL22343 Datasheet
703Kb / 18P
   Quad Digitally Controlled Potentiometer XDCP
ISL22444 INTERSIL-ISL22444 Datasheet
724Kb / 19P
   Quad Digitally Controlled Potentiometer XDCP
logo
Xicor Inc.
X9252 XICOR-X9252 Datasheet
126Kb / 21P
   Quad Digitally-Controlled (XDCP) potentiometer
X9241A XICOR-X9241A Datasheet
364Kb / 18P
   Quad Digitally Controlled Potentiometer (XDCP)
X9251 XICOR-X9251 Datasheet
549Kb / 25P
   Quad Digitally-Controlled (XDCP) Potentiometer
logo
Intersil Corporation
X9251 INTERSIL-X9251_07 Datasheet
331Kb / 20P
   Quad Digitally-Controlled (XDCP?? Potentiometer
ISL22446 INTERSIL-ISL22446 Datasheet
564Kb / 15P
   Quad Digitally Controlled Potentiometer XDCP
X9401 INTERSIL-X9401_06 Datasheet
339Kb / 19P
   Quad, 64 Tap, Digitally Controlled Potentiometer
X9401WS24IZ INTERSIL-X9401WS24IZ Datasheet
403Kb / 20P
   Quad, 64 Tap, Digitally Controlled Potentiometer
September 14, 2015
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com