Moteur de recherche de fiches techniques de composants électroniques |
|
ISL5216KIZ Fiches technique(PDF) 10 Page - Intersil Corporation |
|
ISL5216KIZ Fiches technique(HTML) 10 Page - Intersil Corporation |
10 / 65 page 10 July 8, 2005 Level Detector An input level detector is provided to monitor the signal level on any of the input busses. The input bus, input format, and the level detection type are programmable (see Microprocessor Interface section, GWA registers F804h, F805h and F806h). This signal level represents the wideband signal from the A/D and is useful for controlling gain / attenuation blocks ahead of the converter. The supported monitoring modes are: integrated magnitude (like the HSP50214 w/o the threshold), leaky integration (Yn =Xn xA +Yn-1 x (1-A)) where A = 1, 2 -8, 2-12, or 2-16 (see GWA = F805h), and peak detection. The measurement interval can be programmed from 2 to 65537 samples (or continuous for the leaky integrator and peak detect cases). The output is 32 bits and is read via the µP interface. Note that the accumulators in the input level detector are 32 bits wide. This may limit the integration range to as few as 512 samples (for a 42dB exponent range). Complex Input Mode In this mode, complex (I/Q) data can be input using two clock cycles with I input first and Q input second. The ENIx signal indicates the clock cycle when I is valid. The Q data is taken on either the next input clock or two clocks after I, as determined by IWA *000H bit 23. The complex multiply is done in two clock cycles: I * COS and I * SIN on the first 15-BIT MODE: 15-BIT MANTISSA (15:1), 2-BIT EXPONENT (-1, 0), 18dB MAXIMUM EXPONENT RANGE (Note 12) EXPONENT GAIN (dB) PIN BIT WEIGHTING TO 16-BIT INPUT MAPPING 000 0 X15 X14 X13 X12 X11 X10 X9 X8 X7X6X5X4X3X2X1 0 001 6 X15 X14 X13 X12 X11 X10 X9 X8 X7X6X5X4X3X2X1 0 010 12 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0 011 18 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0 NOTE: 12. To select this mode, set IWA *000H / GWA F804H bits 17, 16, 8 and 7 to 1, 1, 0 and 0 respectively. 16-BIT MODE: 16-BIT MANTISSA (15:0), 1-BIT EXPONENT (-1), 6dB MAXIMUM EXPONENT RANGE (Note 13) EXPONENT GAIN (dB) PIN BIT WEIGHTING TO 16-BIT INPUT MAPPING X(-1) = 0 0 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 X0 X(-1) = 1 6 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 X0 NOTE: 13. To select this mode, set IWA *000H / GWA F804H bits 17, 16, 8 and 7 to 1, 1, 0 and 1 respectively. FIGURE 1. INTEGRATED MODE ABSOLUTE VALUE 16 20, -8, -12, -16 32 MSB Σ R E G A B A > B 32 20, -8, -12, -16 EN FIGURE 2. PEAK DETECTOR 16 EN FIGURE 3. LEAKY INTEGRATOR Σ R E G 32 16 X Y 20, -8, -12, -16 A = YN = A * X + (1 - A) * YN-1 ISL5216 |
Numéro de pièce similaire - ISL5216KIZ |
|
Description similaire - ISL5216KIZ |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |