Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

MC74HC175A Fiches technique(PDF) 1 Page - ON Semiconductor

No de pièce MC74HC175A
Description  Quad D Flip−Flop with Common Clock and Reset High−Performance Silicon−Gate CMOS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC74HC175A Fiches technique(HTML) 1 Page - ON Semiconductor

  MC74HC175A_05 Datasheet HTML 1Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 2Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 3Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 4Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 5Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 6Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 7Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 8Page - ON Semiconductor MC74HC175A_05 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
© Semiconductor Components Industries, LLC, 2005
June, 2005 − Rev. 3
1
Publication Order Number:
MC74HC175A/D
MC74HC175A
Quad D Flip−Flop with
Common Clock and Reset
High−Performance Silicon−Gate CMOS
The MC74HC175A is identical in pinout to the LS175. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device consists of four D flip−flops with common Reset and
Clock inputs, and separate D inputs. Reset (active−low) is
asynchronous and occurs when a low level is applied to the Reset
input. Information at a D input is transferred to the corresponding Q
output on the next positive going edge of the Clock input.
Features
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1 mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity 166 FETs or 41.5 Equivalent Gates
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
http://onsemi.com
MARKING
DIAGRAMS
SOIC−16
D SUFFIX
CASE 751B
TSSOP−16
DT SUFFIX
CASE 948F
1
16
PDIP−16
N SUFFIX
CASE 648
1
16
1
16
1
16
MC74HC175AN
AWLYYWW
1
16
HC175AG
AWLYWW
HC
175A
ALYW
G
G
1
16
A
= Assembly Location
L, WL
= Wafer Lot
Y, YY
= Year
W, WW
= Work Week
G
= Pb−Free Package
G
= Pb−Free Package
(Note: Microdot may be in either location)
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
ORDERING INFORMATION
1
16
74HC175A
ALYWG
SOEIAJ−16
F SUFFIX
CASE 966
1
16


Html Pages

1  2  3  4  5  6  7  8  9  10 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn