Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

MC74HC132A Fiches technique(PDF) 5 Page - ON Semiconductor

No de pièce MC74HC132A
Description  Quad 2−Input NAND Gate with Schmitt−Trigger Inputs High−Performance Silicon−Gate CMOS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC74HC132A Fiches technique(HTML) 5 Page - ON Semiconductor

  MC74HC132A_06 Datasheet HTML 1Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 2Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 3Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 4Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 5Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 6Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 7Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 8Page - ON Semiconductor MC74HC132A_06 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
MC74HC132A
http://onsemi.com
5
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6.0 ns)
VCC
Guaranteed Limit
Symbol
Parameter
V
*55_C to 25_C
v85_C
v125_C Unit
tPLH,
tPHL
Maximum Propagation Delay, Input A or B to Output Y
(Figures 3 and 4)
2.0
4.5
6.0
125
25
21
155
31
26
190
38
32
ns
tTLH,
tTHL
Maximum Output Transition Time, Any Output
(Figures 3 and 4)
2.0
4.5
6.0
75
15
13
95
19
16
110
22
19
ns
Cin
Maximum Input Capacitance
10
10
10
pF
10. For propagation delays with loads other than 50 pF, and information on typical parametric values, see the ON Semiconductor High−Speed
CMOS Data Book (DL129/D).
Typical @ 25
°C, VCC = 5.0 V
CPD
Power Dissipation Capacitance (per Gate) (Note 11)
24
pF
11. Used to determine the no−load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see the ON
Semiconductor High−Speed CMOS Data Book (DL129/D).
Figure 3. Switching Waveforms
tr
VCC
GND
90%
50%
10%
90%
50%
10%
INPUT
A OR B
Y
tPHL
tPLH
tTHL
tTLH
*Includes all probe and jig capacitance
Figure 4. Test Circuit
CL*
TEST POINT
DEVICE
UNDER
TEST
OUTPUT
tf


Html Pages

1  2  3  4  5  6  7  8  9  10 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn