Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MPC9315 Fiches technique(PDF) 1 Page - Motorola, Inc

No de pièce MPC9315
Description  2.5V and 3.3V CMOS PLL Clock Generator and Driver
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MOTOROLA [Motorola, Inc]
Site Internet  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC9315 Fiches technique(HTML) 1 Page - Motorola, Inc

  MPC9315 Datasheet HTML 1Page - Motorola, Inc MPC9315 Datasheet HTML 2Page - Motorola, Inc MPC9315 Datasheet HTML 3Page - Motorola, Inc MPC9315 Datasheet HTML 4Page - Motorola, Inc MPC9315 Datasheet HTML 5Page - Motorola, Inc MPC9315 Datasheet HTML 6Page - Motorola, Inc MPC9315 Datasheet HTML 7Page - Motorola, Inc MPC9315 Datasheet HTML 8Page - Motorola, Inc MPC9315 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9315/D
Rev 2, 02/2002
1
© Motorola, Inc. 2002
2.5V and 3.3V CMOS PLL
Clock Generator and Driver
The MPC9315 is a 2.5V and 3.3V compatible, PLL based clock
generator designed for low-skew clock distribution in low-voltage
mid-range to high-performance telecom, networking and computing
applications. The MPC9315 offers 8 low-skew outputs and 2 selectable
inputs for clock redundancy. The outputs are configurable and support
1:1, 2:1, 4:1, 1:2 and 1:4 output to input frequency ratios. In addition, a
selectable output 180
° phase control supports advanced clocking
schemes with inverted clock signals. The MPC9315 is specified for the
extended temperature range of –40 to +85
°C.
Features
Configurable 8 outputs LVCMOS PLL clock generator
Compatible to various microprocessor such as PowerQuicc I and II
Wide range output clock frequency of 18.75 to 160 MHz
2.5V and 3.3V CMOS compatible
Designed for mid-range to high-performance telecom, networking and
computer applications
Fully integrated PLL supports spread spectrum clocking
Supports applications requiring clock redundancy
Max. output skew of 120 ps (80 ps within one bank)
Selectable output configurations (1:1, 2:1, 4:1, 1:2, 1:4 frequency ratios)
2 selectable LVCMOS clock inputs
External PLL feedback path and selectable feedback configuration
Tristable outputs
32 ld LQFP package
Ambient operating temperature range of –40 to +85°C
Functional Description
The MPC9315 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation
requires a connection of one of the device outputs to the selected feedback (FB0 or FB1) input to close the PLL feedback path.
The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected
to match the VCO frequency range. With available output dividers of divide-by-1, divide-by-2 and divide-by-4 the internal VCO of
the MPC9315 is running at either 1x, 2x or 4x of the reference clock frequency. The frequency of the QA, QB, QC output groups is
either the equal, one half or one fourth of the selected VCO frequency and can be configured for each output bank using the
FSELA, FSELB and FSELC pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and 1:4. The
REF_SEL pin selects one of the two available LVCMOS compatible reference input (CLK0 and CLK1) supporting clock
redundant applications. The selectable feedback input pin allows the user to select different feedback configurations and input to
output frequency ratios. The MPC9315 also provides a static test mode when the PLL supply pin (VCCA) is pulled to logic low
state (GND). In test mode, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test
mode is intended for system diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency
specification does not apply. The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting
OE causes the PLL to lose lock due to no feedback signal presence at FB0 or FB1. Asserting OE will enable the outputs and
close the phase locked loop, also enabling the PLL to recover to normal operation. The MPC9315 is fully 2.5V and 3.3V
compatible and requires no external loop filter components. All inputs accept LVCMOS signals while the outputs provide
LVCMOS compatible levels with the capability to drive terminated 50
Ω transmission lines. For series terminated transmission
lines, each of the MPC9315 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The device is
packaged in a 7x7 mm2 32-lead LQFP package.
The fully integrated PLL of the MPC9315 allows the low skew outputs to lock onto a clock input and distribute it with essentially
zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between
the outputs and the reference signal.
FA SUFFIX
LQFP PACKAGE
CASE 873A–02
MPC9315
LOW VOLTAGE
2.5V AND 3.3V PLL
CLOCK GENERATOR


Numéro de pièce similaire - MPC9315

FabricantNo de pièceFiches techniqueDescription
logo
Renesas Technology Corp
MPC9315 RENESAS-MPC9315 Datasheet
441Kb / 19P
   2.5V and 3.3V CMOS PLL Clock Generator and Driver
October 4, 2016
More results

Description similaire - MPC9315

FabricantNo de pièceFiches techniqueDescription
logo
Renesas Technology Corp
MPC9315 RENESAS-MPC9315 Datasheet
441Kb / 19P
   2.5V and 3.3V CMOS PLL Clock Generator and Driver
October 4, 2016
logo
Integrated Device Techn...
MPC9600AE IDT-MPC9600AE Datasheet
384Kb / 15P
   Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
logo
Freescale Semiconductor...
MPC9600FA FREESCALE-MPC9600FA Datasheet
326Kb / 16P
   LOW VOLTAGE 2.5V AND 3.3 V CMOS PLL CLOCK DRIVER
logo
Motorola, Inc
MPC9330 MOTOROLA-MPC9330 Datasheet
225Kb / 16P
   3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR
logo
Exar Corporation
XRK39351_0611 EXAR-XRK39351_0611 Datasheet
293Kb / 12P
   3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER
XRK39351 EXAR-XRK39351 Datasheet
269Kb / 10P
   3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER
logo
List of Unclassifed Man...
ICS87354I ETC-ICS87354I Datasheet
128Kb / 10P
   -2.5V/ 3.3V LVPECL CLOCK GENERATOR
logo
Motorola, Inc
MPC980 MOTOROLA-MPC980 Datasheet
138Kb / 7P
   DUAL 3.3V PLL CLOCK GENERATOR
logo
Intel Corporation
M8284A INTEL-M8284A Datasheet
473Kb / 8P
   CLOCK GENERATOR AND DRIVER
logo
OKI electronic componet...
MSM82C84A-2RS OKI-MSM82C84A-2RS Datasheet
164Kb / 18P
   CLOCK GENERATOR AND DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com