Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74V283-10PZA Fiches technique(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
No de pièce SN74V283-10PZA
Description  819218, 1638418, 3276818, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

SN74V283-10PZA Fiches technique(HTML) 10 Page - Texas Instruments

Back Button SN74V283-10PZA Datasheet HTML 6Page - Texas Instruments SN74V283-10PZA Datasheet HTML 7Page - Texas Instruments SN74V283-10PZA Datasheet HTML 8Page - Texas Instruments SN74V283-10PZA Datasheet HTML 9Page - Texas Instruments SN74V283-10PZA Datasheet HTML 10Page - Texas Instruments SN74V283-10PZA Datasheet HTML 11Page - Texas Instruments SN74V283-10PZA Datasheet HTML 12Page - Texas Instruments SN74V283-10PZA Datasheet HTML 13Page - Texas Instruments SN74V283-10PZA Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 52 page
background image
SN74V263, SN74V273, SN74V283, SN74V293
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
first-word fall-through/serial in (FWFT/SI)
FWFT/SI is a dual-purpose pin. During master reset, the state of the FWFT/SI input determines whether the
device operates in FWFT mode or standard mode.
If, at the time of master reset, FWFT/SI is high, FWFT mode is selected. This mode uses OR to indicate whether
there is valid data at the data outputs (Qn). It also uses IR to indicate whether the FIFO memory has any free
space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK
rising edges; REN = low is not necessary. Subsequent words must be accessed using REN and RCLK.
If, at the time of master reset, FWFT/SI is low, standard mode is selected. This mode uses EF to indicate whether
there are any words present in the FIFO memory. It also uses the FF to indicate whether the FIFO memory has
any free space for writing. In standard mode, every word read from the FIFO, including the first, must be
requested using REN and RCLK.
After master reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable
registers. The serial input function can be used only when the serial loading method is selected during master
reset. Serial programming using the FWFT/SI pin functions the same way in both FWFT and standard modes.
write clock (WCLK)
A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met, with
respect to the low-to-high transition of WCLK. It is permissible to stop WCLK. Note that while WCLK is idle, the
FF/IR, PAF, and HF flags are not updated. (WCLK is capable only of updating the HF flag to low.) The write and
read clocks can be either independent or coincident.
write enable (WEN)
When WEN is low, data can be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the
device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
When WEN is high, no new data is written in the RAM array on each WCLK cycle.
To prevent data overflow in the FWFT mode, IR goes high, inhibiting further write operations. After completion
of a valid read cycle, IR goes low, allowing a write to occur. The IR flag is updated by two WCLK cycles + tsk
after the valid RCLK cycle.
To prevent data overflow in the standard mode, FF goes low, inhibiting further write operations. After completion
of a valid read cycle, FF goes high, allowing a write to occur. The FF is updated by two WCLK cycles + tsk after
the RCLK cycle.
WEN is ignored when the FIFO is full in either FWFT or standard modes.
read clock (RCLK)
A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge
of the RCLK input. It is permissible to stop RCLK. While RCLK is idle, the EF/OR, PAE and HF flags are not
updated. RCLK is capable only of updating the HF flag to high. The write and read clocks can be independent
or coincident.


Numéro de pièce similaire - SN74V283-10PZA

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74V283-10PZA TI1-SN74V283-10PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

Description similaire - SN74V283-10PZA

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74V3640 TI-SN74V3640 Datasheet
725Kb / 50P
[Old version datasheet]   1024 횞 36, 2048 횞 36, 4096 횞 36, 8192 횞 36, 16384 횞 36, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC7804 TI-SN74ALVC7804 Datasheet
150Kb / 11P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7804 TI-SN74ALVC7804_07 Datasheet
241Kb / 13P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7820 TI-SN74ABT7820 Datasheet
196Kb / 15P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819 TI-SN74ABT7819 Datasheet
284Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804 TI-SN74ACT7804 Datasheet
146Kb / 11P
[Old version datasheet]   512 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7806 TI-SN74ACT7806_06 Datasheet
174Kb / 12P
[Old version datasheet]   256 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN54ABT7820 TI-SN54ABT7820 Datasheet
199Kb / 14P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com