Moteur de recherche de fiches techniques de composants électroniques |
|
GS8182S18D-200I Fiches technique(PDF) 9 Page - GSI Technology |
|
GS8182S18D-200I Fiches technique(HTML) 9 Page - GSI Technology |
9 / 31 page Separate I/O Burst of 2 SigmaSIO-II SRAM Truth Table A LD R/W Current Operation D D Q Q K ↑ (tn) K ↑ (tn) K ↑ (tn) K ↑ (tn) K ↑ (tn+1) K ↑ (tn+1) K ↑ (tn+1) K ↑ (tn+1) X 1 X Deselect X — Hi-Z — V 0 1 Read X — Q0 Q1 V 0 0 Write D0 D1 Hi-Z — Notes: 1. “1” = input “high”; “0” = input “low”; “V” = input “valid”; “X” = input “don’t care” 2. “—” indicates that the input requirement or output state is determined by the next operation. 3. Q0 and Q1 indicate the first and second pieces of output data transferred during Read operations. 4. D0 and D1 indicate the first and second pieces of input data transferred during Write operations. 5. Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when pre- ceded by a Read command. 6. CQ is never tristated. 7. Users should not clock in metastable addresses. GS8182S18D-267/250/200/167 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.08a 8/2005 9/31 © 2003, GSI Technology |
Numéro de pièce similaire - GS8182S18D-200I |
|
Description similaire - GS8182S18D-200I |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |