Moteur de recherche de fiches techniques de composants électroniques |
|
GS8161V36CD-333I Fiches technique(PDF) 10 Page - GSI Technology |
|
GS8161V36CD-333I Fiches technique(HTML) 10 Page - GSI Technology |
10 / 28 page GS8161V18/36CD-333/300/250 Preliminary Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.01 2/2005 10/28 © 2004, GSI Technology Simplified State Diagram with G First Write First Read Burst Write Burst Read Deselect R W CR CW X X WR R W R X X X CR R CW CR CR W CW W CW Notes: 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G. 2. Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing through a deselect cycle. Dummy read cycles increment the address counter just like normal read cycles. 3. Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet Data Input Set Up Time. |
Numéro de pièce similaire - GS8161V36CD-333I |
|
Description similaire - GS8161V36CD-333I |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |