Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS8161V18CD-300 Fiches technique(PDF) 1 Page - GSI Technology

No de pièce GS8161V18CD-300
Description  1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8161V18CD-300 Fiches technique(HTML) 1 Page - GSI Technology

  GS8161V18CD-300 Datasheet HTML 1Page - GSI Technology GS8161V18CD-300 Datasheet HTML 2Page - GSI Technology GS8161V18CD-300 Datasheet HTML 3Page - GSI Technology GS8161V18CD-300 Datasheet HTML 4Page - GSI Technology GS8161V18CD-300 Datasheet HTML 5Page - GSI Technology GS8161V18CD-300 Datasheet HTML 6Page - GSI Technology GS8161V18CD-300 Datasheet HTML 7Page - GSI Technology GS8161V18CD-300 Datasheet HTML 8Page - GSI Technology GS8161V18CD-300 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
GS8161V18/36CD-333/300/250
1M x 18 and 512K x 36
18Mb Sync Burst SRAMs
333 MHz–250 MHz
1.8 V VDD
1.8 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.01 2/2005
1/28
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 1.8 V +10%/–10% core power supply
• 1.8 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 165-bump BGA package
• Pb-Free 165-bump BGA package available
Functional Description
Applications
The GS8161V18/36CD is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode pin (Pin 14). Holding the FT mode pin low
places the RAM in Flow Through mode, causing output data to
bypass the Data Output Register. Holding FT high places the
RAM in Pipeline mode, activating the rising-edge-triggered Data
Output Register.
SCD Pipelined Reads
The GS8161V18/36CD is a SCD (Single Cycle Deselect)
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)
versions are also available. SCD SRAMs pipeline deselect
commands one stage less than read commands. SCD RAMs begin
turning off their outputs immediately after the deselect command
has been captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS8161V18/36CD operates on a 1.8 V power supply. All
input are 1.8 V compatible. Separate output power (VDDQ) pins
are used to decouple output noise from the internal circuits and are
1.8 V compatible.
Parameter Synopsis
-333
-300
-250
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
3.0
2.5
3.3
2.5
4.0
ns
ns
Curr (x18)
Curr (x32/x36)
375
435
335
390
280
330
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.5
4.5
5.0
5.0
5.5
5.5
ns
ns
Curr (x18)
Curr (x32/x36)
280
335
230
270
210
240
mA
mA


Numéro de pièce similaire - GS8161V18CD-300

FabricantNo de pièceFiches techniqueDescription
logo
List of Unclassifed Man...
GS816118 ETC1-GS816118 Datasheet
901Kb / 36P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
logo
GSI Technology
GS816118BD-150 GSI-GS816118BD-150 Datasheet
1Mb / 35P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150I GSI-GS816118BD-150I Datasheet
1Mb / 35P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150IV GSI-GS816118BD-150IV Datasheet
1Mb / 34P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150V GSI-GS816118BD-150V Datasheet
1Mb / 34P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results

Description similaire - GS8161V18CD-300

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS816018C GSI-GS816018C Datasheet
567Kb / 22P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS8160V18CT GSI-GS8160V18CT Datasheet
558Kb / 21P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS8160E18T GSI-GS8160E18T Datasheet
622Kb / 25P
   1M x 18, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT GSI-GS8161E18BT Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT-V GSI-GS8161E18BT-V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS816118C GSI-GS816118C Datasheet
769Kb / 29P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS8160V18AT GSI-GS8160V18AT Datasheet
489Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018DGT-250I GSI-GS816018DGT-250I Datasheet
255Kb / 25P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT GSI-GS816018BT Datasheet
925Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160F18T GSI-GS8160F18T Datasheet
544Kb / 22P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com