Moteur de recherche de fiches techniques de composants électroniques |
|
GS820H32AQ-138 Fiches technique(PDF) 1 Page - GSI Technology |
|
GS820H32AQ-138 Fiches technique(HTML) 1 Page - GSI Technology |
1 / 23 page Rev: 1.04 3/2000 1/23 © 2000, Giga Semiconductor, Inc. Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. E GS820H32AT/Q-150/138/133/117/100/66 64K x 32 2M Synchronous Burst SRAM 150Mhz - 66Mhz 9ns - 18ns 3.3V VDD 3.3V & 2.5V I/O TQFP, QFP Commercial Temp Industrial Temp Features • FT pin for user configurable flow through or pipelined operation. • Single Cycle Deselect (SCD) Operation. • High Output Drive current. • 3.3V +10%/-5% Core power supply • 2.5V or 3.3V I/O supply. • LBO pin for linear or interleaved burst mode. • Internal input resistors on mode pins allow floating mode pins. • Default to Interleaved Pipelined Mode. • Byte write (BW) and/or global write (GW) operation. • Common data inputs and data outputs. • Clock Control, registered, address, data, and control. • Internal Self-Timed Write cycle. • Automatic power-down for portable applications. • JEDEC standard 100-lead TQFP or QFP package. Functional Description Applications The GS820H32A is a 2,097,152 bit high performance synchronous SRAM with a 2 bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPU’s, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support. Controls Addresses, data I/O’s, chip enables (E1, E2, E3), address burst control inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are synchronous and are controlled by a positive edge triggered clock input (CK). Output enable (G) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either ADSP or ADSC inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (LBO) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance. Flow Through / Pipeline Reads The function of the Data Output register can be controlled by the user via the FT mode pin/bump (Pin 14 in the TQFP, bump 1F in the FP- BGA). Holding the FT mode pin/bump low, places the RAM in Flow through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipelined Mode, activating the rising edge triggered Data Output Register. Pipelined Reads The GS820H32A is an SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. Byte Write and Global Write Byte write operation is performed by using byte write enable (BW) input combined with one or more individual byte write signals (Bx). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the Byte Write control inputs. Sleep Mode Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode. Core and Interface Voltages The GS820H32A operates on a 3.3V power supply and all inputs/ outputs are 3.3V and 2.5V compatible. Separate output power (VDDQ) pins are used to de-couple output noise from the internal circuit. -150 -138 -133 -117 -100 -66 Pipeline 3-1-1-1 tCycle tKQ IDD 6.6ns 3.8ns 270mA 7.25ns 4ns 245mA 7.5ns 4ns 240mA 8.5ns 4.5 210mA 10ns 5ns 180mA 12.5ns 6ns 150mA Flow Through 2-1-1-1 tCycle tKQ IDD 10.5ns 9ns 170mA 15ns 9.7ns 120mA 15ns 10ns 120mA 15ns 11ns 120mA 15ns 12ns 120mA 20ns 18ns 95mA |
Numéro de pièce similaire - GS820H32AQ-138 |
|
Description similaire - GS820H32AQ-138 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |