Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CAT24C03LI-3 Fiches technique(PDF) 4 Page - Catalyst Semiconductor

No de pièce CAT24C03LI-3
Description  2-Kb I2C CMOS Serial EEPROM with Partial Array Write Protection
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CATALYST [Catalyst Semiconductor]
Site Internet  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24C03LI-3 Fiches technique(HTML) 4 Page - Catalyst Semiconductor

  CAT24C03LI-3 Datasheet HTML 1Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 2Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 3Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 4Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 5Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 6Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 7Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 8Page - Catalyst Semiconductor CAT24C03LI-3 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
CAT24C03
4
Doc. No. 1113, Rev. A
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
PIN DESCRIPTION
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this
pin is open drain. Data is acquired on the positive edge,
and is delivered on the negative edge of SCL.
A0, A1 and A2: The Address pins accept the device ad-
dress. These pins have on-chip pull-down resistors.
WP: The Write Protect input pin inhibits all write opera-
tions to the upper half of the memory array, when pulled
HIGH. (locations 80H to FFH)This pin has an on-chip
pull-down resistor.
FUNCTIONAL DESCRIPTION
The CAT24C03 supports the Inter-Integrated Circuit (I2C)
Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by
a Master device, which generates the serial clock and
all START and STOP conditions. The CAT24C03 acts
as a Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 8 devices may be connected
to the bus as determined by the device address inputs
A0, A1, and A2.
I2C BUS PROTOCOL
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull-up
resistors. Master and Slave devices connect to the 2-
wire bus via their respective SCL and SDA pins. The
transmitting device pulls down the SDA line to ‘transmit’
a ‘0’ and releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while
SCL is HIGH will be interpreted as a START or STOP
condition (Figure 1).
START
The STARTcondition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The STARTacts as a ‘wake-up’call to all receivers.Absent
a START, a Slave will not respond to commands.
STOP
The STOPcondition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP starts the internal Write cycle (when follow-
ing a Write command) or sends the Slave into standby
mode (when following a Read command).
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an
8-bit serial Slave address. The first 4 bits of the Slave
address are set to 1010, for normal Read/Write opera-
tions (Figure 2). The next 3 bits, A2, A1 and A0, select
one of 8 possible Slave devices. The last bit, R/W,
specifies whether a Read (1) or Write (0) operation is
to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA
line during the 9th clock cycle (Figure 3). The Slave will
also acknowledge the byte address and every data
byte presented in Write mode. In Read mode the Slave
shifts out a data byte, and then releases the SDA line
during the 9th clock cycle. If the Master acknowledges
the data, then the Slave continues transmitting. The
Master terminates the session by not acknowledging
the last data byte (NoACK) and by sending a STOP to
the Slave. Bus timing is illustrated in Figure 4.


Numéro de pièce similaire - CAT24C03LI-3

FabricantNo de pièceFiches techniqueDescription
logo
Catalyst Semiconductor
CAT24C03LI-3 CATALYST-CAT24C03LI-3 Datasheet
434Kb / 18P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
More results

Description similaire - CAT24C03LI-3

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
CAT24WC66 ONSEMI-CAT24WC66 Datasheet
147Kb / 11P
   64-Kb I2C Serial EEPROM with Partial Array Write Protection
August, 2009 ??Rev. 10
logo
Catalyst Semiconductor
CAT24C03 CATALYST-CAT24C03_06 Datasheet
434Kb / 18P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
logo
ON Semiconductor
CAT24C03 ONSEMI-CAT24C03 Datasheet
165Kb / 14P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
August, 2009 ??Rev. 3
logo
Catalyst Semiconductor
CAT24C05 CATALYST-CAT24C05 Datasheet
434Kb / 18P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
CAT24FC65 CATALYST-CAT24FC65 Datasheet
446Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM with Partial Array Write Protection
CAT24WC66 CATALYST-CAT24WC66_06 Datasheet
155Kb / 13P
   64K-bit I2C Serial EEPROM with Partial Array Write Protection
CAT24WC03 CATALYST-CAT24WC03_05 Datasheet
362Kb / 14P
   2K/4K-Bit Serial EEPROM with Partial Array Write Protection
logo
ON Semiconductor
CAT24S128 ONSEMI-CAT24S128 Datasheet
96Kb / 12P
   128 Kb I2C CMOS Serial EEPROM with Software Write Protect
September, 2018 ??Rev. 7
CAT24AA01 ONSEMI-CAT24AA01_15 Datasheet
91Kb / 10P
   1-Kb and 2-Kb I2C CMOS Serial EEPROM
May, 2015 ??Rev. 5
CAT24AA01 ONSEMI-CAT24AA01 Datasheet
170Kb / 10P
   1-Kb and 2-Kb I2C CMOS Serial EEPROM
August, 2009 ??Rev. 3
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com