Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SI5100-EVB Fiches technique(PDF) 5 Page - Silicon Laboratories

No de pièce SI5100-EVB
Description  Evaluation Board Set for Si5100 and Si5110 OC-48/STM-16 SONET/SDH TRANSCEIVERS
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  SILABS [Silicon Laboratories]
Site Internet  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5100-EVB Fiches technique(HTML) 5 Page - Silicon Laboratories

  SI5100-EVB Datasheet HTML 1Page - Silicon Laboratories SI5100-EVB Datasheet HTML 2Page - Silicon Laboratories SI5100-EVB Datasheet HTML 3Page - Silicon Laboratories SI5100-EVB Datasheet HTML 4Page - Silicon Laboratories SI5100-EVB Datasheet HTML 5Page - Silicon Laboratories SI5100-EVB Datasheet HTML 6Page - Silicon Laboratories SI5100-EVB Datasheet HTML 7Page - Silicon Laboratories SI5100-EVB Datasheet HTML 8Page - Silicon Laboratories SI5100-EVB Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 48 page
background image
Si5100/Si5110-EVB
Preliminary Rev. 0.5
5
Functional Description
The Si5100-EVB and Si5110-EVB motherboard and
daughter card sets simplify characterization of the OC-
48/STM-16 and FEC transceiver devices by providing
convenient
access
to
the
device
I/Os.
Device
performance can be evaluated in various modes by
following the “Basic Test Setup” section.
Power Supply
The transceiver device can be powered from a single
1.8 V supply or seperate 1.8 V and 3.3 V supplies.
When the additional 3.3 V supply is applied, the status
outputs are LVTTL compatible. The daughter card can
be configured for either mode of operation by setting the
VDD_IO SEL jumper as shown in Figure 4.
Figure 4. VDD_IO Selection Jumpers
Control Inputs
The
device
control
inputs
are
located
on
the
motherboard and daughter card. Signals with equivalent
module functions are routed to the motherboard header,
JP1. Signals specific to the transceiver are routed on
the daughter card to jumpers JP1 and JP2. In both
cases, the signal is routed to the center pin of a three
pin group where the adjacent pins are power and
ground. The device inputs are pulled high or low so that
leaving a signal unconnected will not harm the device.
Status Outputs
The
device
status
outputs
are
located
on
the
motherboard and daughter card. Signals with equivalent
module functions are routed to the motherboard header,
JP2. Signals specific to the transceiver are routed on
the daughter card to headers JP3 and JP4. In both
cases, the signal is routed to a header pin adjacent to a
ground pin.
Data I/O Signals
The serial 2.5 Gbps data and 2.5 GHz clock paths are
routed as coplanar differentially-coupled microstrip
transmission lines on the daughter card. These three
signals (RXDIN, TXCLKOUT, and TXDOUT) are ac
coupled to standard SMA jacks for ease in connection
to industry standard test equipment. Take care when
connecting cables to these jacks. Use a standard SMA
torque wrench to minimize reflections at the cable-to-
jack interface. Finally, match all differential connections
in length to minimize phase differences between the
positive and negative terminals.
Differential Parallel Data and
Clock I/O Signals
The differential parallel data lines are routed through the
300-pin meg-array connector to the motherboard. The
standard loopback motherboard directly couples the
RXDOUT bus to the TXDIN bus. The optional full-
duplex motherboard directly couples the RXDOUT and
TXDIN buses to standard SMA jacks for connection to
industry standard test equipment.
Slice Level, Loss-of-Signal Level, and
Phase Adjust
Voltages present at the Slice Level (SLICELVL), Loss-
of-Signal
Level
(LOSLVL)
and
Phase
Adjust
(PHASEADJ) pins can be used to adjust the data slicing
level, the loss-of-signal alarm level, and the sampling
phase position, respectively. Because these inputs are
high impedance, simple turn-based potentiometers are
used to apply the control voltage. The Si5100-EVB
provides 50 k
Ω potentiometers for each of these inputs:
potentiometer R16 sets the voltage applied to the
SLICELVL pin; R14 sets the voltage applied to the
LOSLVL pin, and R15 sets the voltage applied to the
PHASEADJ pin. The Si5110-EVB also provides 50 k
potentiometers for each of these inputs. Potentiometer
R5 sets the voltage applied to the SLICELVL pin; R3
sets the voltage applied to the LOSLVL pin, and R4 sets
the voltage applied to the PHASEADJ pin. The
potentiometers are connected so the voltage applied
varies from GND to VREF. Refer to the device data
sheet for details on the operation of these inputs.
Basic Test Setup
The configurations listed in Tables 1 and 3 allow easy
setup of the transceiver evaluation system for operation
in the line loopback, full duplex, or diagnostic loopback
modes. Other configurations are supported; however,
operation should first be verified in one of these modes
in order to minimize the number of unknown variables.
For 1.8 V operation only
VDD_IO
SEL
For 3.3 V/1.8 V operation
VDD_IO
SEL
1.8 V
3.3 V
1.8 V
3.3 V


Numéro de pièce similaire - SI5100-EVB

FabricantNo de pièceFiches techniqueDescription
logo
Silicon Laboratories
SI5100 SILABS-SI5100 Datasheet
495Kb / 40P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
Si5100 SILABS-Si5100 Datasheet
115Kb / 2P
   Silicon Labs is pleased to announce rev 1.5 for the Si5100, Si5110 devices
More results

Description similaire - SI5100-EVB

FabricantNo de pièceFiches techniqueDescription
logo
Silicon Laboratories
SI5110 SILABS-SI5110 Datasheet
415Kb / 26P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
SI5100 SILABS-SI5100 Datasheet
495Kb / 40P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
AVAGO TECHNOLOGIES LIMI...
AFCT-5944LZ AVAGO-AFCT-5944LZ Datasheet
526Kb / 16P
   Single Mode SFF Transceivers for SONET OC-48/SDH STM-16 Multirate Operation
logo
Broadcom Corporation.
AFCT-5943XXZ BOARDCOM-AFCT-5943XXZ Datasheet
407Kb / 15P
   Single Mode SFF Transceivers for SONET OC-48/SDH STM-16 Multirate Operation
AFCT-5944LZ BOARDCOM-AFCT-5944LZ Datasheet
480Kb / 16P
   Single Mode SFF Transceivers for SONET OC-48/SDH STM-16 Multirate Operation
AFCT-5942XXXZ BOARDCOM-AFCT-5942XXXZ Datasheet
574Kb / 18P
   Single Mode SFF Transceivers for SONET OC-48/SDH STM-16 Singlerate Operation
logo
Exar Corporation
XRT91L81 EXAR-XRT91L81 Datasheet
264Kb / 40P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80 EXAR-XRT91L80 Datasheet
271Kb / 41P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Silicon Laboratories
SI5017 SILABS-SI5017 Datasheet
396Kb / 26P
   OC-48/STM-16 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
AN82 SILABS-AN82 Datasheet
60Kb / 4P
   HIGH-DENSITY MULTI CHANNEL OC-48 LAYOUT GUIDELINES FOR THE Si5100 AND Si5110
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com