Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

9304-00 Datasheet(Fiches technique) 3 Page - Peregrine Semiconductor Corp.

Numéro de pièce 9304-00
Description  1- 7 GHz Low Power CMOS Divide-by-2 Prescaler
Télécharger  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  PEREGRINE [Peregrine Semiconductor Corp.]
Site Internet  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

9304-00 Datasheet(HTML) 3 Page - Peregrine Semiconductor Corp.

  9304-00 Datenblatt HTML 1Page - Peregrine Semiconductor Corp. 9304-00 Datenblatt HTML 2Page - Peregrine Semiconductor Corp. 9304-00 Datasheet HTML 3Page - Peregrine Semiconductor Corp. 9304-00 Datenblatt HTML 4Page - Peregrine Semiconductor Corp. 9304-00 Datenblatt HTML 5Page - Peregrine Semiconductor Corp. 9304-00 Datenblatt HTML 6Page - Peregrine Semiconductor Corp.  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
Product Specification
PE9304
Page 3 of 7
Document No. 70-0152-02
│ www.psemi.com
©2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Evaluation Kit Operation
Figure 4. Evaluation Board Layout
Figure 5. Evaluation Board Schematic
Peregrine specification 102/0223
Peregrine specification 101/0034
The Ceramic SOIC Prescaler Evaluation Board was
designed to help customers evaluate the PE9304
divide-by-2 prescaler. On this board, the device
input (pin 2) is connected to the SMA connector J1
through a 50
Ω transmission line. A series capacitor
(C3) provides the necessary DC block for the device
input. A value of 2.2 pF was used for the evaluation
board; other applications may require a different
value.
The device output (pin 7) is connected to SMA
connector J3 through a 50
Ω transmission line. A
series capacitor (C1) provides the necessary DC
block for the device output. This capacitor value
must be chosen to have low impedance at the
desired output frequency of the device. A value of
2.2 pF was chosen for the evaluation board.
J2 provides DC power to the device via pin 1. Two
decoupling capacitors (C2=1000 pF, C10=100 pF)
are included on this trace. It is the responsibility of
the customer to determine proper supply decoupling
for their design application.
The board is constructed using 4 layers. The top
and bottom layers are comprised of Rogers low loss
4350 material having a core thickness of 0.010”;
while the internal layers are comprised of FR-4. The
overall board thickness is 0.062”.
Applications Support
If you have a problem with your evaluation kit or if
you have applications questions, please contact
applications support:
E-Mail: help@psemi.com (fastest response)
Phone: (858) 731-9400


Html Pages

1  2  3  4  5  6 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn