Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

PLL102-04 Fiches technique(PDF) 1 Page - PhaseLink Corporation

No de pièce PLL102-04
Description  Low Skew Output Buffer
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PLL [PhaseLink Corporation]
Site Internet  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PLL102-04 Fiches technique(HTML) 1 Page - PhaseLink Corporation

  PLL102-04 Datasheet HTML 1Page - PhaseLink Corporation PLL102-04 Datasheet HTML 2Page - PhaseLink Corporation PLL102-04 Datasheet HTML 3Page - PhaseLink Corporation PLL102-04 Datasheet HTML 4Page - PhaseLink Corporation PLL102-04 Datasheet HTML 5Page - PhaseLink Corporation PLL102-04 Datasheet HTML 6Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
PLL102-04
Low Skew Output Buffer
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/22/05 Page 1
FEATURES
• Frequency range 50 ~ 120MHz.
• Internal phase locked loop will allow spread spec-
trum modulation on reference clock to pass to the
outputs (up to 100kHz SST modulation).
• Zero input - output delay.
• Less than 700 ps device - device skew.
• Less than 250 ps skew between outputs.
• Less than 200 ps cycle - cycle jitter.
• Output Enable function tri-state outputs.
• 3.3V operation.
• Available in 8-Pin 150mil SOIC.
DESCRIPTION
The PLL102-04 is a high performance, low skew, low
jitter zero delay buffer designed to distribute high
speed clocks and is available in 8-pin SOIC package. It
has four outputs that are synchronized with the input.
The synchronization is established via CLKOUT feed
back to the input of the PLL. Since the skew between
the input and output is less than
±350 ps, the device
acts as a zero delay buffer.
PIN CONFIGURATION
Remark
If REF clock is stopped for more than 10us after it has already been
provided to the chip, and after power-up, the output clocks will
disappear. In that instance, a full power-up reset is required in order
to reactivate the output clocks.
BLOCK DIAGRAM
PLL
REF
CLKOUT
CLK1
CLK2
CLK3
CLK4
1
2
3
4
REF
5
6
7
8
CLK2
CLK1
GND
CLKOUT
CLK4
VDD
CLK3


Html Pages

1  2  3  4  5  6 


Fiches technique Télécharger

Go To PDF Page

Numéro de composants électroniques

No de pièceDescriptionHtml ViewFabricant
ICS9112-26 Low Skew Output Buffer 1  2  3  4  Integrated Circuit Systems
PLL102-03 Low Skew Output Buffer 1  2  3  4  5  More PhaseLink Corporation
PLL102-05 Low Skew Output Buffer 1  2  3  4  5  More PhaseLink Corporation
PLL102-10 Low Skew Output Buffer 1  2  3  4  5  More PhaseLink Corporation
PLL102-15 Low Skew Output Buffer 1  2  3  4  5  More PhaseLink Corporation
ICS8302-01 LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT 1  2  3  4  5  More Integrated Circuit Systems
AV9172 Low Skew Output Buffer 1  2  3  4  5  More Integrated Circuit Systems
ICS8302I-01 LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT 1  2  3  4  5  More Integrated Circuit Systems
ICS9176-01 Low Skew Output Buffer 1  2  3  4  5  More Integrated Circuit Systems
ICS9112-06 Low Skew Output Buffer 1  2  3  4  5  More Integrated Circuit Systems

Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn